



PCM4204_AIN1+ >> PCM4204_AIN1+ 12
 PCM4204_AIN1- >> PCM4204_AIN1- 12
 PCM4204_AIN2+ >> PCM4204_AIN2+ 12
 PCM4204_AIN2- >> PCM4204_AIN2- 12
 PCM4204_AIN3+ >> PCM4204_AIN3+ 12
 PCM4204_AIN3- >> PCM4204_AIN3- 12
 PCM4204_AIN4+ >> PCM4204_AIN4+ 12
 PCM4204_AIN4- >> PCM4204_AIN4- 12



Slave output mode


Table 3. Sampling Mode Selection for PCM Slave Mode Operation

FS2	FS1	FS0	SAMPLING MODE
0	0	0	Single Rate with Clock Auto-Detection
0	0	1	Dual Rate with Clock Auto-Detection
0	1	0	Quad Rate with Clock Auto-Detection
0	1	1	Reserved
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

Table 6. Slave Mode Audio Data Format Selection

S/M	FMT2	FMT1	FMT0	AUDIO DATA FORMAT
1	0	0	0	24-bit Left-Justified
1	0	0	1	24-bit I2S
1	0	1	0	24-bit Right-Justified
1	0	1	1	TDM with No BCK Delay for Start of Frame
1	1	0	0	TDM with One BCK Delay for Start of Frame
1	1	0	1	Reserved
1	1	1	0	Reserved
1	1	1	1	Reserved

Reset circuit



PCM4204_AIN1+_B R240=0 PCM4204_AIN1+>>PCM4204_AIN1+ 12
 PCM4204_AIN1+_B R241=0 PCM4204_AIN1->>PCM4204_AIN1- 12
 PCM4204_AIN2+_B R242=0 PCM4204_AIN2+>>PCM4204_AIN2+ 12
 PCM4204_AIN2+_B R243=0 PCM4204_AIN2->>PCM4204_AIN2- 12
 PCM4204_AIN3+_B R247=0 PCM4204_AIN3+>>PCM4204_AIN3+ 12
 PCM4204_AIN3+_B R248=0 PCM4204_AIN3->>PCM4204_AIN3- 12
 PCM4204_AIN4+_B R229=0 PCM4204_AIN4+>>PCM4204_AIN4+ 12
 PCM4204_AIN4+_B R231=0 PCM4204_AIN4->>PCM4204_AIN4- 12

