


# I2S Source Signals

For all tests the following signals were sent via I2S.



Yellow signal : DACL : 100Hz ascending saw signal

Blue signal : DACR : faster 200Hz ascending saw signal

Signals are generated by the following code, where BLOC size is 20ms.

```
for (int i = 0; i < SAMPLES_PER_BLOCK; i = i + 2) {  
    tx_mem_block[i] = INT16_MIN + ((INT16_MAX - INT16_MIN) / SAMPLES_PER_BLOCK) * ((i * 2) % SAMPLES_PER_BLOCK);  
    tx_mem_block[i + 1] = INT16_MIN + ((INT16_MAX - INT16_MIN) / SAMPLES_PER_BLOCK) * ((i * 4) % SAMPLES_PER_BLOCK);  
}
```


All tests are performed after a hardware chip reset, so unless noted, registers are left as their default post-reset state.

# TEST1

Path R1/L1, everything single-ended


Mix DACL1 -> HPLOUT, DACL1 -> HPROUT

Mix DACR1 -> HPLCOM, DACR1 -> HPRCOM




```
[00:00:00.895,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:102 VAL:0x00
[00:00:00.896,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:101 VAL:0x00
[00:00:00.897,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:02 VAL:0x00
[00:00:00.897,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:07 VAL:0x0a
[00:00:00.948,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:08 VAL:0x00
[00:00:00.949,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:09 VAL:0x00
[00:00:01.000,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:41 VAL:0x00
[00:00:01.000,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:37 VAL:0xe0
[00:00:01.001,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:38 VAL:0x14
[00:00:01.002,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:47 VAL:0x80
[00:00:01.002,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:57 VAL:0x80
[00:00:01.003,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:61 VAL:0x80
[00:00:01.004,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:71 VAL:0x80
[00:00:01.004,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:43 VAL:0x00
[00:00:01.005,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:44 VAL:0x00
[00:00:01.006,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:42 VAL:0x00
[00:00:01.006,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:40 VAL:0x41
[00:00:01.007,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:14 VAL:0x80
[00:00:01.007,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:51 VAL:0x09
[00:00:01.012,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:58 VAL:0x09
[00:00:01.013,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:72 VAL:0x09
[00:00:01.014,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:65 VAL:0x09
```

Mixers



Yellow signal : HPLOUT

Blue signal : HPLCOM



Yellow signal : HPROUT

Blue signal : HPRCOM

#### FINDINGS :

Signal is inverted on HPLOUT and HPROUT

**Suggests INVERTERS after HPLOUT and HPROUT mixers**


**Suggests NO INVERTERS after HPLCOM and HPRCOM mixers**

# TEST2

Path **R2/L1** path, everything single-ended


Mix **0 -> HPLOUT**, **0 -> HPROUT**

Mix **0 -> HPLCOM**, **DACR -> HPRCOM**




```
[00:00:00.895,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:102 VAL:0x00
[00:00:00.896,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:101 VAL:0x00
[00:00:00.897,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:02 VAL:0x00
[00:00:00.897,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:07 VAL:0x0a
[00:00:00.948,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:08 VAL:0x00
[00:00:00.949,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:09 VAL:0x00
[00:00:00.999,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:41 VAL:0x80
[00:00:01.000,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:37 VAL:0xe0
[00:00:01.001,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:38 VAL:0x14
[00:00:01.002,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:71 VAL:0x80
[00:00:01.003,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:43 VAL:0x00
[00:00:01.004,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:44 VAL:0x00
[00:00:01.004,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:42 VAL:0x00
[00:00:01.005,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:40 VAL:0x41
[00:00:01.006,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:14 VAL:0x80
[00:00:01.007,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:51 VAL:0x09
[00:00:01.007,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:58 VAL:0x09
[00:00:01.013,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:72 VAL:0x09
[00:00:01.014,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:65 VAL:0x09
```

REG 47, 57 and 61 left as default



Yellow signal : HPLOUT

Blue signal : HPLCOM



Yellow signal : HPROUT

Blue signal : HPRCOM

#### FINDINGS :

When using the L2 path, the signal is **no longer** inverted on HPLOUT, **HPLCOM shows inverted HPLOUT**, despite the fact that normally nothing is routed to it.

No signals on HPROUT.

HPRCOM unchanged.

More noise thru L2 path than L1, which was expected according to the datasheet.

**Suggest choosing L2 path forces HPLCOM differential, overriding single ended mode**


**The inverter on HPLOUT path is located just after the mixer, since L2 path not affected**

# TEST3

Path R1/L2 path, everything single-ended


DACL -> HPLOUT, 0 -> HPROUT

DACR1 -> HPLCOM, 0 -> HPRCOM




```
[00:00:00.895,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:102 VAL:0x00
[00:00:00.896,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:101 VAL:0x00
[00:00:00.897,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:02 VAL:0x00
[00:00:00.897,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:07 VAL:0x0a
[00:00:00.948,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:08 VAL:0x00
[00:00:00.949,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:09 VAL:0x00
[00:00:00.999,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:41 VAL:0x20
[00:00:01.000,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:37 VAL:0xe0
[00:00:01.001,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:38 VAL:0x14
[00:00:01.001,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:47 VAL:0x80
[00:00:01.002,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:57 VAL:0x80
[00:00:01.003,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:43 VAL:0x00
[00:00:01.003,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:44 VAL:0x00
[00:00:01.004,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:42 VAL:0x00
[00:00:01.005,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:40 VAL:0x41
[00:00:01.005,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:14 VAL:0x80
[00:00:01.006,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:51 VAL:0x09
[00:00:01.007,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:58 VAL:0x09
[00:00:01.017,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:72 VAL:0x09
[00:00:01.018,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:65 VAL:0x09
```

REG 61 and 71 left as default



Yellow signal : HPLOUT

Blue signal : HPLCOM



Yellow signal : HPROUT

Blue signal : HPRCOM

#### FINDINGS :

When using the R2 path, the signal is **no longer** inverted on HPROUT, **HPRCOM shows inverted HPROUT**, despite the fact that normally nothing is routed to it.

No signals on HPLCOM as expected as DAC\_R1 is no longer available to the mixer.

HPLOUT unchanged (still inverted).

More noise thru R2 path than R1, which was expected according to the datasheet.

**Suggest choosing R2 path forces HPRCOM differential, override single ended mode, similar behavior to L2 path on HPL**




# TEST4

Path R1/L1 path, everything single-ended

DACL -> HPLOUT, PGAL -> HPROUT

PGAL -> HPLCOM, PGAL -> HPRCOM


External wiring of HPLOUT to MIC1LP. MIC1LP in single ended mode




```
[00:00:00.895,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:102 VAL:0x00
[00:00:00.896,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:101 VAL:0x00
[00:00:00.896,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:02 VAL:0x00
[00:00:00.897,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:07 VAL:0x0a
[00:00:00.948,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:08 VAL:0x00
[00:00:00.949,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:09 VAL:0x00
[00:00:00.999,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:41 VAL:0x00
[00:00:01.000,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:37 VAL:0xe0
[00:00:01.001,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:38 VAL:0x14
[00:00:01.001,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:47 VAL:0x80
[00:00:01.002,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:15 VAL:0x00
[00:00:01.003,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:19 VAL:0x80
[00:00:01.003,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:53 VAL:0x80
[00:00:01.004,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:60 VAL:0x80
[00:00:01.005,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:67 VAL:0x80
[00:00:01.005,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:43 VAL:0x00
[00:00:01.006,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:44 VAL:0x00
[00:00:01.007,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:42 VAL:0x00
[00:00:01.013,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:40 VAL:0x41
[00:00:01.013,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:14 VAL:0x80
[00:00:01.014,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:51 VAL:0x09
[00:00:01.015,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:58 VAL:0x09
[00:00:01.015,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:72 VAL:0x09
[00:00:01.016,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:65 VAL:0x09
```

REG 57, 61 and 71 left as default





Yellow signal : HPLOUT  
Blue signal : HPLCOM



Yellow signal : HPROUT  
Blue signal : HPRCOM

#### FINDINGS :

HPLOUT still inverted (in line with TEST1)

HPLCOM & HPLCOM, are inverted too, following HPLOUT (-> **no additional inversion** in PGA/HPLCOM path)

HPROUT, is not inverted, which suggest an additional inversion on HPROUT, which is in line with TEST1

Signal is divided by 2 in terms of amplitude when going thru the MIC1 path, which is probably linked to the fact that MIC1LP is used as single ended, so in fact, differential to VCM.

**Suggest inverters on HPLOUT/HPROUT mixers, no inverters on HPROUT/HPLOUT (similar to TEST1). No inversion on PGAL path**

Additional note : a quick test with same inputs but using PGAR path instead PGAL showed identical results


# TEST5

Path R1/L1 path, everything single-ended

PGAL -> HPLOUT, PGAL -> HPROUT


DACR -> HPLCOM, PGAL -> HPRCOM

External wiring of HPLCOM to MIC2L




```
[00:00:00.895,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:102 VAL:0x00
[00:00:00.896,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:101 VAL:0x00
[00:00:00.897,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:02 VAL:0x00
[00:00:00.897,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:07 VAL:0x0a
[00:00:00.948,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:08 VAL:0x00
[00:00:00.949,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:09 VAL:0x00
[00:00:00.999,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:41 VAL:0x00
[00:00:01.000,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:37 VAL:0xe0
[00:00:01.001,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:38 VAL:0x14
[00:00:01.002,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:57 VAL:0x80
[00:00:01.002,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:15 VAL:0x00
[00:00:01.003,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:17 VAL:0x0f
[00:00:01.004,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:46 VAL:0x80
[00:00:01.005,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:60 VAL:0x80
[00:00:01.005,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:67 VAL:0x80
[00:00:01.006,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:43 VAL:0x00
[00:00:01.007,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:44 VAL:0x00
[00:00:01.007,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:42 VAL:0x00
[00:00:01.023,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:40 VAL:0x41
[00:00:01.024,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:14 VAL:0x80
[00:00:01.024,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:51 VAL:0x09
[00:00:01.025,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:58 VAL:0x09
[00:00:01.026,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:72 VAL:0x09
[00:00:01.026,000] <dbg> tlv320aic310x: codec_write_reg: WR 0 PG:0 REG:65 VAL:0x09
```

REG 47, 61 and 71 left as default



Yellow signal : HPLOUT

Blue signal : HPLCOM



Yellow signal : HPROUT

Blue signal : HPRCOM

#### FINDINGS :

HPRCOM is normal (in line with TEST1). HPLCOM, is normal, following HPRCOM

HPLOUT and HPROUT, are both inverted, which is in line with TEST1

Signal full amplitude when going thru the MIC2 path.

**In line with all previous conclusions**


# TEST6

Path R1/L1 path, everything single-ended

PGAR -> HPLOUT, DACL -> HPROUT


PGAR -> HPLCOM, PGAR -> HPRCOM

External wiring of HPROUT to MIC1RP. MIC1RP in single ended mode




```
[00:00:00.895,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:102 VAL:0x00
[00:00:00.896,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:101 VAL:0x00
[00:00:00.896,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:02 VAL:0x00
[00:00:00.897,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:07 VAL:0x0a
[00:00:00.948,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:08 VAL:0x00
[00:00:00.949,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:09 VAL:0x00
[00:00:00.999,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:41 VAL:0x00
[00:00:01.000,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:37 VAL:0xe0
[00:00:01.001,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:38 VAL:0x14
[00:00:01.001,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:61 VAL:0x80
[00:00:01.002,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:16 VAL:0x00
[00:00:01.003,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:22 VAL:0x80
[00:00:01.003,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:49 VAL:0x80
[00:00:01.004,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:56 VAL:0x80
[00:00:01.005,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:70 VAL:0x80
[00:00:01.005,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:43 VAL:0x00
[00:00:01.006,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:44 VAL:0x00
[00:00:01.007,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:42 VAL:0x00
[00:00:01.017,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:40 VAL:0x41
[00:00:01.018,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:14 VAL:0x80
[00:00:01.019,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:51 VAL:0x09
[00:00:01.019,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:58 VAL:0x09
[00:00:01.020,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:72 VAL:0x09
[00:00:01.021,000] <dbg> tl320aic310x: codec_write_reg: WR 0 PG:0 REG:65 VAL:0x09
```

REG 47, 57 and 71 left as default



Yellow signal : HPLOUT

Blue signal : HPLCOM



Yellow signal : HPROUT

Blue signal : HPRCOM

#### FINDINGS :

HPROUT, inverted as always in line with TEST1

HPRCOM and HPLCOM, both also inverted are following HPROUT, so again no additional inversion on PGAR path

HPLOUT is not inverted though, being inverted again from MIC input. (ie DAC -invert-> HPROUT -> PGA -invert-> HPLOUT)

**In line with all previous conclusions**

# CORRECTED DATASHEET

Found on the next page, red is showing corrections.



