Mifare Classic Operations with TRF79xxA NFC/RFID Transceivers

S2 Microcontroller Division NFC/RFID Applications Team 03/2014



堪 Texas Instruments

Agenda

- Mifare Classic Operations Overview & Standards based timings
- Technical Information about using the TRF79xxA devices with the Mifare Classic transponders
 - Activation & Selection
 - Authentication
 - Read Blocks & Sectors
 - Writing Blocks & Sectors
- Handling 7 byte UID Mifare Classic Tags ullet
- **Timing Observations** •
 - Activation and Selection
 - Authenticaiton
 - Read Block
 - Read Sector
 - Conclusion
- Backup Slides



Mifare Classic Operations Overview

- Mifare Classic uses ISO14443A air interface protocol, so TRF79xxA is setup for ISO14443A, and Mifare Classic card UID is read and then selected.
- After this point, a three round authentication must take place. This is where Mifare deviates from the ISO standard so the TRF79xxA must be placed in Direct Mode 0 (Analog Front End Mode).
- For TX, this is the relationship of MOD pin to carrier, as the MCU must modulate the RF according to the ISO14443A air interface and do so in accordance with Mifare Classic protocol.
- For RX, this is the digitized data bit stream from I/O_6, which the MCU must decode, according to the ISO14443A air interface standard.



Mifare Classic Activation Sequence



Fig 1. Principle of the Card Activation Sequence

The bit 6 in the SAK indicates, whether the PICC is compliant to the ISO/IEC14443-4 or not. However, ٠ it does not necessarily indicate, whether the PICC supports the MIFARE Protocol or not.



4

Mifare Classic Anti-collision Loop



(3) CT = Cascade Tag

(4) CL = Cascade Level

Fig 2. Anticollision sequence

Mifare tags recently started being released with double sized (7 byte) UID's. Mifare 4 byte UID's are ٠ now labeled "non-unique". Currently there are no triple sized UID Mifare tags. 5

🖊 Texas Instruments

ISO14443A Anti-collision Loop



6

ISO14443A Selection Process

ISO14443A Anti-Collision Double Sized UID and SAK retrieval example (no collisions)

Reader			Tag	Notes		
1 _{93 20} ²	3		LSByte	se of UID SEL = 93, NVB = 20		
	4	88 0	4 DA E9 BF	88 = Double Size (or greater) UID; 04, DA, E9 are first three bytes of UID; BF = BCC of the string.		
93 70 88 04 DA E9 BF	12			SEL = 93, NVB = 70		
	13		04 ⁸³	Cascade Bit set in SAK response (B3) = UID not Complete		
1 _{95 20} 2	3		MS	Byte of UID SEL = 95, NVB = 20 (Increase Cascade Level)		
	4	CAE	35 28 80 D7	CA B5 28 80 = last four bytes of UID, D7 = BCC of the string		
95 70 CA B5 28 80 D7	12			SEL = 95, NVB = 70		
	13		00	UID Complete, Transponder <u>not</u> Compliant to ISO14443-4		
			1	(this is a Mifare Classic with Double Sized UID)		

Complete UID for this 7 byte (double size) tag is: 04 DA E9 CA B5 28 80

These UID Bytes coming in need to be stored in a buffer and then concatenated for further use.

For triple size UID, these steps would be taken, but the first byte would again be 0x88 and the SAK response would be 04. The cascade level would be incremented to 0x97 to get last four bytes of the 10 byte (or triple size) UID transponder.



NXP's Mifare Tag Types

- You can see in the table below the different functionality available in NXP's MIFARE tags.
- These tags are quite common in the field.

	MIFARE Ultralight	MIFARE Ultralight C	MIFARE Classic	MIFARE Plus	MIFARE DESFire	DIF (like SmartMX)
HW Crypto	-	3DES	Crypto1	Crypto1, AES	3DES, AES	3DES, AES, PKE
EEPROM	512 bit	1536 bit	320 Bytes, 1k Bytes, 4k Bytes	2k Bytes, 4k Bytes	2k Bytes, 4k Bytes, 8k Bytes	4k Bytes – 144k Bytes
Special Features	-	-	-	MIFARE Classic compatible	-	MIFARE Classic compatible
Certification	-	-	-	CC EAL 4+	CC EAL 4+	CC EAL 5+
Contactless interface	ISO/IEC 14443A	ISO/IEC 14443A	ISO/IEC 14443A	ISO/IEC 14443A	ISO/IEC 14443A	ISO/IEC 14443A

Table 2. NXP Contactless Card IC Feature Overview



ISO14443A Standard Important Timings

- 128/fc = 9.435uSec = t_b (106kbps data rate)
- 64/fc = 4.719uSec = t_x time
- 32/fc = 2.359uSec = t₁ time

Figure 10 together with the timing parameters in Table 7 illustrate sequences X, Y and Z.



Table 7 — Parameters for sequences

Descender	Bit rate							
Parameter	fc/128	fc/64	fc/32	fc/16				
to	128/fc	64/fc	32/fc	16/fc				
t _x	64/fc	32/fc	16/fc	8/fc				
<i>t</i> 1	see t ₁ of Table 3	1	see t ₁ of Table 5	e e				

The above sequences shall be used to code the following information:



Figure 10 — Sequences for Type A communication PCD to PICC



Technical Information

- The following several slides go into the details of using the TRF79xx devices first in Direct Mode 2 to activate the card and select it, then in Direct Mode 0 during Mifare Card specific operations.
 - Note: subsequent slides do not show all register configurations, but this has been done beforehand, per the TRF79xxA datasheets.



Reading and Selecting the Mifare Card in Direct Mode 2

• TRF79xx is configured for ISO14443A operations, ISO Control Register is set for RX w/no CRC present in response and REQA is issued.



• ATQA is received, and then anti-collision sequence is started.

0 - MOSI	+7(μs Οx8F Οx8F	 +80 µs	(0x20)	+ 0x93 	90 µs
1 - MISO	£-14-	Ux00				()
2 - DATA_CLOCK	[f_l_]					
3 - SLAVE_SELECT	[F t]					



Reading and Selecting the Mifare Card in Direct Mode 2

• We receive the UID CLn, and then transmit the SELECT Command.

	+70្ μs	 +80	μs			+90 µs			1001 (60			+	-10 µs
0 - MOSI	F_F												
1 - MISO	1-H-	(OxOO)	0x00	(OxOO)	0x00	0x00	()	()	(0x00)	Ox00	(OxOO)	0x00	
2 - DATA_CLOCK	[I]												
3 - SLAVE_SELECT	F 1												

• We receive the SAK, and then the TRF7960/-60A is placed into Direct Mode 0.

0 - MOSI	[F;-]E;-]	+90 µs	 + + 54 0
1 - MISO	[F, -]L_	0x00	
2 - DATA_CLOCK	[f] l		
3 - SLAVE_SELECT	[F ,_, F ,_]		



Reading and Selecting the Mifare Card in Direct Mode 2 (cont., TRF7970A DM0 specific)

• We receive the UID CLn, and then transmit the SELECT Command.



• We receive the SAK, and then the TRF7970A is placed into Direct Mode 0.

NOTE : see extra 8 clocks after sending 0x61 to Chip Status Control Register (Direct Mode 0) setting

+40ʻ µs	+50ٍ µs	+60 µs	+70 µs	+80 µs
0 - MOSI	F = F =			
1 - MISO	[F] Ł			
2 - CLOCK	[1 -]f -			
3 - SLAVE_SELECT	[F] t]			



Mifare Card Interaction Flow

(from NXP MF1ICS50 Data Sheet, marked public document)





Three pass authentication sequence

- 1. The reader specifies the sector to be accessed and chooses key A or B.
- 2. The card reads the secret key and the access conditions from the sector trailer. Then the card sends a random number as the challenge to the reader (pass one).
- 3. The reader calculates the response using the secret key and additional input. The response, together with a random challenge from the reader, is then transmitted to the card (pass two).
- 4. The card verifies the response of the reader by comparing it with its own challenge and then it calculates the response to the challenge and transmits it (pass three).
- 5. The reader verifies the response of the card by comparing it to its own challenge.

NOTE: After transmission of the first random challenge the communication between card and reader is encrypted.



Three pass authentication sequence (cont.)

- The AUTH protocol does:
 - Reader sends 32 bit random number (+ error correction)
 - Card responds with 32 bit key stream XOR a derivative of the reader random number XOR its own random number
 - Reader responds with 32 bit key stream XOR the card random number
- NOTE: None of this information can really be checked for plausibility without the secret keys, as it's either random or encrypted (or both mixed). This is why you will see later in the slides that 38 bits are sent out instead of the 80 bits that one might expect from reading publicly available NXP documents.



Using the TRF79xx in Direct Mode 0 for Authentication

 At this point, the MOD pin is being driven by the MCU, which in turn is driving the TRF79xx transmitter, in accordance with the ISO14443A air interface specifications. For example, below is a logic analyzer capture showing the TRF79xx being put into Direct Mode 0, and also shown below is exact same thing, but on oscilloscope, so that the RF output can be correlated to how MOD pin is being driven. (next slide shows full size of the RF screen shot)

D MOD		+60 µs +70	µs +80 µs	+90 µs	u µs +	+10 µs	+20 µs	+30 µs	+40 µs	+50 µs	+6Q µs	+7(
Zoom Factor: 50 X	0 200.00ms 3.20 V	0 - MOSI	[]-]-]_							✓ Measurer	nents	0 -
+~~		1 - MISO	F-N-	00]			Width: Period:	2.4375 µs 9.5000 µs	
D HOD MANN	un human human hui	2 - DATA_CLOCK	F. 1		l.	1				<u>T1:</u> <u>T2:</u>	-0.250000000 9.250000000)0 µs µs
		3 - SLAVE_SELECT	£-1.		L.	1				Analyzers	= 9.3000 µs	(1-)
13.56_CARRIER		4 - IRQ	£_1_			1				SPI		×
		5 - MOD	£1							SPI		\times
2.00 V Control Solution Value Mean Frequency 106.4kHz 106.4k	Min Max Std Dev 5.00MS/s 1.52 V 106.4k 106.4k 0.000 106.200µs 100 points 100 points											



ISO14443A SOF (in Direct Mode 0)

• Per the ISO14443A Standard, this is sequence Z, which is used for the PCD to PICC Start of Communication (SOF)





Using the TRF79xx in Direct Mode 0 for Authentication

- Here is another example, captured with TRF7970A this time, showing SOF after going into DM0.
 - Note extra clock cycle after register 0x00 is written with 0x61.
- Cursors are on MOD (ignore MISO line here) starting with the ISO14443A SOF (Sequence Z) - as when MOD is high, TX is off
- This is followed by bit stream starting with: XXXXYXYX...(11110101)...0xF5...and goes on.





MSP430 Code Snippet

- * First stage of mutual authentication given a card's UID.
- * card_challenge is the card nonce as an integer
- */
- void crypto1_mutual_1(crypto1_state *state, uint32_t uid, uint32_t card_challenge)
- {
- state->ops->mutual_1(state, uid, card_challenge);
- }



First TRF79xx TX Sequence Out in DM0 for Mifare Authentication





First TRF79xx RX Sequence on I/O_6 in DM0 for Mifare Authentication (Analog Capture)





First TRF79xx RX Sequence on I/O_6 in DM0 for Mifare Authentication (cont., digital capture of previous slide)

- PICC is communicating back @ 106kbps (fc/128), so:
 - The following sequences are defined:
 - Sequence D: the carrier shall be modulated with the subcarrier for the first half (50 %) of the bit duration,
 - Sequence E: the carrier shall be modulated with the subcarrier for the second half (50 %) of the bit duration,
 - Sequence F: the carrier is not modulated with the subcarrier for one bit duration.
 - Bit coding shall be Manchester with the following definitions:
 - logic "1": Sequence D
 - logic "0": Sequence E
 - Start of Communication: Sequence D
 - End of Communication: Sequence F
 - No Information: No Subcarrier.

• T1:T2 cursors are ISO14443A PICC to PCD SOF (Sequence D)





First TRF79xx RX Sequence on I/O_6 in DM0 for Mifare Authentication (cont., digital capture of previous slide)

• Data is encrypted:

	+0.4 ms	+0.5 ms	+0.6ॄ ms	+0.7 ms	+0.8ॄ ms	+0.9 ms	1.0 ms +	
0 - MOSI	[F - f -	$\overline{\mathbf{A}}$					✓ Measurements	
1 - MISO	F-R_						Width: 0.4349375 Period: 0.4378750 Frequency: 2.283757 J	ms ms
2 - DATA_CLOCK	<u>F-1.</u>						<u>T1</u> : 0.49493750 <u>T2</u> : 0.5043750	000 ms 000 ms
3 - SLAVE_SELECT	[f = t_			4			▼ Analyzers	
4 - IRQ	f-1						SPI	



Second TRF79xx TX Sequence Out in DM0 for **Mifare Authentication (analog)**

• This is encrypted TX out.

+0.1 ms	+0.2 ms	+0.3 ms	+0.4 ms	+0.5ॄ ms	+0.6ॄ ms	+0.7 ms	+0.§ ms	+0.9 ms	4
0 - MOSI	[f -]]								
1 - MISO	E-14-								
2 - DATA_CLOCK	[F - 1]								
3 - SLAVE_SELECT	[I]								
4 - IRQ	[f_1_								
5 - MOD	[I_]								



Second TRF79xx RX Sequence on I/O_6 in DM0 for Mifare Authentication (cont., digital dapture of previous slide)

• This is encrypted RX in

500 M Samples 💙 @	16 MHz 🖂	Start Simulation						Options ▼
221.0 ms ≁	+1	0. <u>1</u> ms	+0.2 ms	+0.3 ms	+0.4 ms	+0.5ٍ ms	+0.6 ms	
0 - MOSI	[f - l]						 Measurements 	<u>ه</u> -
1 - MISO	F-11_						Width: ### Period: ### Erequency: ###	# #
2 - DATA_CLOCK	F_1_						$\begin{array}{ccc} \underline{T1}: & 0.49 \\ \underline{T2}: & 0.50 \\ \underline{T2}: & 0.50 \\ \underline{T1} - \underline{T2} & 0.49 \end{array}$	949375000 ms 043750000 ms 375 us
3 - SLAVE_SELECT	F - 1 -						✓ Analyzers	····
4 - IRQ	[f - 1_						SPI	× 🔊
5 - MOD	f - t_						SPI	× *
1								•



Using the GUI to do Encrypted Read Operations

- Here we are using the GUI to do encrypted read of Block 0 in Sector 1 (it was previously programmed with all 0xFF data.
- Using Host Command Code 0xC830

NRF7960 EVM Control	Connunty Tanga 104 April 1
15693 14443A 14443B Tagit FeliCa EPC Find	d tags Registers Test Mifare
Scan for card UID: 4D897DC67F Key	FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
Read Block Increment Read Sector	
Write Block Decrement Write Sector Change Access Bits	Sector 1 •
Data	Value Address Dirty Read Write Inc. Dec
FF FF 	
	Key A Bits Key B
Authentication ok. Success	
17:57:04.115> 010A000304C830040000 17:57:04.315 < 010A000304C830040000 Encrypted request mode. [FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF]	



Logic Shots of Encrypted Read Command

- Here we have the Encrypted Read TX out and Encrypted RX in for one Block.
- This is done by TX out in DM0, modulating the carrier and RX in using DM0, recovering the demodulated and digitized subcarrier.

		0.0 ms	5									1.0 ms										2.0 ms	
+0.7 ms	+0.8 ms +0.9 m	5 4	+0.1 ms	+0.2 ms	+0.3 ms	+0.4 ms	+0.5 ms	+0.6 ms	+0.7 ms	+0.8 ms	+0.9 ms	¥	+0.1 ms	+0.2 ms	+0.3 ms	+0.4 ms	+0.5ॄ ms	+0.6 ms	+0.7 ms	+0.8 ms	+0.9 ms	ý.	+0.1
0 - MOS	ы <mark>F 7</mark> .						1																∏ ∳
1 - MIS(⊂ F = F	ורכ				1																	
2 - CLO	ск 📕 1.]																
3 - SS	J = 1.						-																
4 - IRQ	J - 1.																						
5 - MOI	⊳ <mark>f'-'</mark> ł.																						



Logic Shots of Encrypted Read Response

- We have seen the TX out here is the RX in response, zoomed this is from reading a block of data.
- The encrypted bit stream response coming in from I/O_6 (normally MISO line during SPI operations) follows the ISO14443A standard.
- As the bits come in, they are timed (in 9.44uSec increments) and decoded, as Sequences D, E or F, then decrypted, all by the MCU.
- At the start we are measuring a Sequence D (logic 1) but in this case it is also the tag response SOF.

					500 µ	s						600 µ	IS				
μs +20 μs	+30 µs +40 µs	+50 μs +60 μs	+70 μs	+80 µs	+90 µs 🖡	+10 μs	+20 µs +30 µs	s +40μs +50μs	+60 µs	+70 μs	s +80 µs	+90 µs 🗸	+10 μs	+20μs +30μs	+40ָ μs	+50 μs	+60ָ μs
0 - MOSI	F_1_			₽													
1 - MISO	[F -] -]	000					UUUUU						-1000000				
2 - CLOCK	1 -11-		+ D -	+ D	— E – D	– D –	E — D -	- E D -	E-	Е –	E — D) – E –	E – D	— E – D) – D	— D	— D
3 - SS	f - f -]	 s	1						<u> </u>	<u> </u>		0 - 1				
4 - IRQ	[f = l_]		F		1	1	0 1	0 1	0	0 -	0 1	0	0 1	0 - 1	1	1	1
5 - MOD	[] -] _		1	[В			5	8			9			7		



Using the GUI to do Encrypted Write Operations

- Here we are using the GUI to do encrypted read of Block 0 in Sector 1.
- Using Host Command Code 0xC800 + Data
- Below is entire sequence, zoomed out
- To the right is the GUI interface.

TRF7960 EVM Control	Community Tampie Lifes Acrost TC
15693 14443A 14443B Tagit FeliCa EPC Find	tags Registers Test Mifare
Scan for card UID: 4D897DC67F Key F	F FF FF FF FF FF Authenticate A Authenticate B
Read Block Increment Read Sector	
Write Block Decrement Write Sector	
Change Access Bits	Block 0 V
Data	Value Address Dirty Read Write Inc Dec
00 11 22 33 44 55 66 77 88 99 AA BB CC DD EE FF	
	Key A Bits Key B
[Encrypted request mode. [I](DA) 19:00:38:266 → 0118000304C800112233445566778 [19:00:38:446 < 0118000304C800112233445566778 [Encrypted request mode. [I](DA]	1899AABBCCDDEEFF0000 1899AABBCCDDEEFF0000
•	

0 - MOSI	▼ Mea	surements 🔅 🔹
	Width:	0.1842033750 s ###
2 - CLOCK	Frequer 11:	icy: ### ###
3 - SS	<u>12</u> : T1 - T.	### 2 = ###
4 - IRQ F	▼ Anal	yzers +•
5 - MOD 5 - MOD 4	SPI SPI	× 🗘



MIFARE Classic cards with 7 Byte UID's

- NXP has nearly run out of unique 4 byte UID's for their MIFARE Classic tags. This has caused them to recently release MIFARE Classic tags with Double size (7 Byte) UID's.
 - Taken out of one of NXP's App notes:

<u>Note:</u> The use of Single Size UIDs (unique ones) might end soon, since the number of usable IDs is limited to approximately 3.7 billion pieces only.

• It is very rare that you would ever encounter 4 byte tags with the same UID, but it is possible. NXP renamed the UID for this cards.

2.1.3 Re-used UID (ONUID)

The very old Single Size UIDs will be re-used, which means the same UID might be used for several PICCs, so that contactless systems cannot rely on the uniqueness of such a PICC identifier. These ID are called ONUID in the following.

The probability to have 2 PICCs on one PCD at the same time with the same ONUID is still extremely low.

However, it might create conflicts, if the contactless system uses the UID not only for the card activation but also as a logical reference to the PICC. There is a proposal how to handle this in chapter 3.2.



Handling Double Size UID

- Here is the break down of the PICC's response during anti-collision.
- We'll need to understand this, to understand how to handle this in code.





Handling Double Size UID

- The Authentication procedure requires a 4 byte UID input.
- Table 4 defines which 4 bytes are used for 7 byte UID cards.

3.2.5 MIFARE Classic Authentication

The MIFARE Classic card requires a 4 byte UID input for the authentication command as shown in Table 4.

Table 4. UID bytes as input for the MIFARE Classic Authentication Table description (optional)

Product	UID	Input for Authentication	Comments
MF1Sxxxx	4 byte UID	4 byte UID (UID0UID3)	
MF1Sxxxx	4 byte NUID	4 byte NUID (UID0UID3)	
MF1Sxxxx	7 byte UID	CL2 bytes (UID3UID6)	
MF1Sxxxx	7 byte UID	CL1 bytes (CT,UID0UID2)	for shortcut activation
MF1Sxxxx	4 byte RID	4 byte RID (UID0UID3)	
MF1 PLUS	7 byte UID	CL2 bytes (UID3UID6)	in SL1 and SL2
MF1 PLUS	4 byte UID	4 byte UID (UID0UID3)	in SL1 and SL2
MF1 PLUS	4 byte NUID	4 byte NUID (UID0UID3)	in SL1 and SL2
MF1 PLUS	4 byte RID	-	not available in SL1 or SL2
P5 xxx	4 byte UID	4 byte UID (UID0UID3)	in B1 / B4 using MIFARE OS
P5 xxx	4 byte NUID	4 byte NUID (UID0UID3)	in B1 / B4 using MIFARE OS
P5 xxx	7 byte UID	CL2 bytes (UID3UID6)	in B1 / B4 using MIFARE OS'
P5xxx	4 byte RID	4 byte RID (UID0UID3)	in B1 / B4 using MIFARE OS'





MIFARE Classic 7 byte UID Demo

- 7 byte UID's are not supporting in TI's Mifare demo GUI.
- We currently have a Docklight project used for evaluation purposes.





Copy over UID from Scan for Card Response

🐓 Do	ocklig	ht V1.9 - Project: 7 Byt <mark>e U</mark> ID Docklight F	Project	
File	Edit	Run Tools Help Stop Communi	cation (F6)	
	2 H	😂 🕨 🖬 😭 🔎 🛤 🔀 📑	2 🖚 🖮	
		Communication port open		Colors&Fonts Mode COM1 115200, None, 8, 1
Send	Seque	nces		Communication
	Send	Name	Sequence	ASCIL HEX Decimal Binary
	Johna	Initialization	Sequence	
- 11	>	Initialization	01040003041000010000	11/26/2013 18:06:21.913 [TX] - 0109000304A0010000
-	>	Inik (1)	010C00030410002101080000	11/26/2013 18:06:21.917 [RX] - 0109000304A0010000 <cr><lf></lf></cr>
- 1	>	Init (2)	0109000304F0000000	[04B5E0D90ACE2B806F]
- 11	>	Init (4)	0109000304F1FF0000	UID String
-	>	4 Byte UID's		-
-	·>	Scan for Card Sequence (1)	0109000304A0010000	
	·>	(2)	010A000304185000000	
	>	(3)	010D000304A27DE27DC6240000	
	>	Authenticat Card (1)	010E000304C0FFFFFFFFFFFF60000	
	>	(2) Crypto1 authentication step 1 (Key A)	010F000304C16000 <mark>7DE27DC624</mark> 0000	
	>	(2) Crypto1 authentication step 1 (Key B)	010F000304C16100 <mark>7DE27DC624</mark> 0000	
	>	(3) Crypto1 auth step 2	010C000304C2112233440000	
	>	7 Byte UID's		
	>	Scan for Card Sequence (1)	0109000304A0010000	
	>	(2)	010A0003041850000000	
	>	(3)	0111000304A2 <mark>04B5E0D90ACE2B806F</mark> 0000	
	>	Authenticat Card (1)	010E000304C0FFFFFFFFFFF0000	
	>	(2) Crypto1 authentication step 1 (Key A)	0113000304C16000 <mark>04B5E0D90ACE2B806F</mark> 0000	
	>	(2) Crypto1 authentication step 1 (Key B)	0113000304C16100 <mark>04B5E0D90ACE2B806F</mark> 0000	
	>	(3) Crypto1 auth step 2	010C000304C2112233440000	



35

Connect to COM port and step through commands.

¢	Docklig	ht V1.9 - Project: 7 Byt <mark>e U</mark> ID Docklight F	Project					
File	e Edit	Run Tools Help						
D	൙	🎒 🕨 🖆 🔎 🗛 🙁 🖫	2 🗰 🖮					
<u>_</u>	//- > (communication port closed				Colors&Fonts Mode	COM1	115200, None, 8, 1
Sen	d Seque	nces			Communication			
	Send	Name	Sequence		ASCII HEX Decimal Bi	inary		
	>	Initialization						*
	>	Init (1)	010A0003041000010000					
	>	Init (2)	010C00030410002101080000					
	>	Init (3)	0109000304F0000000					
	>	Init (4)	0109000304F1FF0000					
	>	4 Byte UID's						
	>	Scan for Card Sequence (1)	0109000304A0010000					
	>	(2)	010A0003041850000000					
	>	(3)	010D000304A27DE27DC6240000					
	>	Authenticat Card (1)	010E000304C0FFFFFFFFFFFF60000					
	>	(2) Crypto1 authentication step 1 (Key A)	010F000304C160007DE27DC6240000					
	>	(2) Crypto1 authentication step 1 (Key B)	010F000304C161007DE27DC6240000					
	>	(3) Crypto1 auth step 2	010C000304C2112233440000					
	>	7 Byte UID's						
	>	Scan for Card Sequence (1)	0109000304A0010000					
	>	(2)	010A0003041850000000					
	>	(3)	0111000304A204E7A9C2CA2131805A0	000				
	>	Authenticat Card (1)	010E000304C0FFFFFFFFFFFFF60000					
	>	(2) Crypto1 authentication step 1 (Key A)	0113000304C1600004B5E0D90ACE2B8	06F0000				
	>	(2) Crypto1 authentication step 1 (Key B)	0113000304C1610004B5E0D90ACE2B8	06F0000				
	>	(3) Crypto1 auth step 2	010C000304C2112233440000					
								+
					P			



36

Timing Observations with two different MCU platforms

- There are four main card operations to study for timings
 - Activation & Selection of the card (this is according to ISO14443A)
 - Authentication of the Card
 - Authenticated Read of a Block
 - Authenticated Read of a Sector
- Below here we can see a logic shot of activation and selection of the card, according to ISO144443-2, 3.
- Marker 1 is set at when we write the ISO Control Register for 0x88, marker 2 is set for end of the reception of the SAK and the RSSI value of the card.
- Total time using TRF79xxA + MSP430 is measured here as 2.1mSec (<u>slides 45 & 46</u> from NXP public data, shows they are specifying taking up to 3mSec for this operation == we are on par / slightly better here.

Q Saleae Logic 1.1.1	5 - [Connected] - [16 MHz, 100 M	M Samples]					
100 M Samples 🔻	₫ 16 MHz 🔻	Start						Options▼
+7,ms			+8 _, ms		+9 ms		640 ms ≁	
0 - MOSI	F_1_						Measurements	* *
1 - MISO	FF					N	Width: ###	
2 - SPI CLOCK	5-1-						Frequency: ### <u>T1</u> : 0.637489	8125 s
3 - SLAVE_SELECT	f - f _						<u>T2:</u> 0.639626 T1 - T2 = 2.136937	7500 s '5 ms
4 - IRQ	f-l_			[<u></u>	✓ Analyzers	Ŧ
5 - MOD	F_1_						SPI	× 🗱
ACTIVA	TE&SELECT	~ AUT	HENTICATE	AUTHENTICATED READ []	AUTHENTICATED READ [] Y			4

TEXAS INSTRUMENTS

Timing Observations with two different MCU platforms (cont.)

- Below here we can see a logic shot of activation and selection of the card, according to ISO144443-2, 3.
- Marker 1 is set at when we write the ISO Control Register for 0x88, marker 2 is set for end of the reception of the SAK and the RSSI value of the card.
- Total time using TRF79xxA + Cortex M3 is measured here as 4.91mSec (slides 45 & 46) from NXP public data, shows they are specifying taking up to 3mSec for this operation == we are on slower here and there is a 1.31mSec delay in between getting the ATQA and issuing the first anti-collision command which could be optimized.

Q Saleae Logic 1.1.15	- [Connected] - [16	MHz, 500 M S	amples]						.
500 M Samples 🔻 @	16 MHz 🔻	Start							Options▼
							1000 ms		
+4 ms	+5,ms	5	+6 ms	+7 ms	+8_ms	+9 ms	÷	+1 ms	+2_ms
0 - MOSI	F_1_							✓ Measurements	* *
1 - MISO	[f_l]_							Width: ### Period: ###	
2 - SPI CLOCK	5-1-							Frequency: ### - <u>T1</u> : 0.9951832500) s
3 - SLAVE_SELECT	(f - f -							- <u>T2</u> : 1.0000970625 T1 - T2 = 4.9138125 m	ō s s
4 - IRQ	(f_l_							▼ Analyzers	•••
5 - MOD	f - 1_							SPI	× 🔹
•									P.
Q /> untitle	ed logicdata_ReadF[.] ¥ Auth	.logicdata	×					



Authentication of the Card Timing

- Authenticating the card is the next step after activation and selection.
- Here below one can see a logic shot which is showing performing the authentication process using the MSP430.
- Marker 1 is set for when the TRF79xxA is placed into Direct Mode 0 to begin the non-ISO standard mode of operation that Mifare Classic requires and Marker 2 is set for the end of that process.
- Total time measured is 151.26mSec NXP specs <u>2mSec</u> for this.
- This could possibly be optimized (see next slide).

Saleae Logic 1.1.15 - [Connected] - [16 MHz, 500 M Samples]			X
500 M Samples 👻 🔍 16 MHz 👻 Start		O	ptions▼
0 ms +60 ms +70 ms +80 ms +90 ms +10 ms +20 ms +20 ms +30 ms +40 ms +50 ms +60 ms +70 ms +80 ms +90 ms +10 ms +20 ms +30 ms +40 ms +50) ms +60 ms +	+70 ms +80 ms +90 ms	200 ms
	• • •	+ + + Measurements	+ *
1 - MISO	Wid Perio	lth: ### od: ###	
2 - SPI CLOCK	Freq <u>T1</u> :	quency: ### -0.8750000000 μs	
3 - SLAVE_SELECT		0.15125506250 s - T2 = 0.1512559375 s	
4 - IRQ F Z	- A	Analyzers	+-
5 - MOD F	s	PI	× 🔹
			۱.



Authentication of the Card Timing

- Authenticating the card is the next step after activation and selection.
- Here below one can see a logic shot which is showing performing the authentication process using the Cortex M.
- Marker 1 is set for when the TRF79xxA is placed into Direct Mode 0 to begin the non-ISO standard mode of operation that Mifare Classic requires and Marker 2 is set for the end of that process.
- Total time measured is 2.9mSec NXP specs <u>2mSec</u> for this.
- This is doing in firmware close to what NXP is doing in hardware.

Saleae Logic 1.1.15	5 - [Connected] - [16 MH	lz, 500 M Samples] Start				Options •
1000 ms ↓	+1,m:	s +2_ms	+3 ms	+4,ms	+5 _, m	s
0 - MOSI	[f_]1]_			P	 Measurements 	* *
1 - MISO	[f]= l]_				Width: ### Period: ###	
2 - SPI CLOCK	5-1-				Frequency: ### <u>T1</u> : 1.0010951250	5
3 - SLAVE_SELECT	[f_2_				<u>T2</u> : 1.0040045625 T1 - T2 = 2.9094375 ms	5
4 - IRQ	[f_]]]_				▼ Analyzers	+-
5 - MOD	£_1_				SPI	× 🔹
< Q /> untitl	ed logicdata_ReadF[]	• Auth.logicdata •				ŀ



40

Authenticated Read Block Timing

- Authenticated read of a block is a common next step in the process, after activation/selection & authentication.
- Here below one can see a logic shot which is showing performing the authenticated read of a block, using current MSP430 code example.
- Marker 1 is set for when the TRF79xxA is placed into Direct Mode 0 to begin the non-ISO standard mode of operation that Mifare Classic requires and Marker 2 is set for the end of that process.
- Total time measured is 2.09mSec, NXP specs <u>2.5mSec</u> for this.

Q Saleae Logic 1.1.15 - [Connected] - [16 MHz, 100 M Samples]			
100 M Samples 🔻 @ 16 MHz 🔻	Start			Options
	0 ms			
	÷	+1,ms	+2 ms	+3,m:
0 - MOSI				Measurements
1 - MISO				Width: ### Period: ###
2 - SPI CLOCK				Frequency: ### — <u>T1</u> : -0.8125000000 μs
3 - SLAVE_SELECT				<u>T2:</u> 2.093875000 ms T1 - T2 = 2.0946875 ms
4 - IRQ				▼ Analyzers + •
5 - MOD				SPI 💌 🐼
•				
ACTIVATE&SELECT		AUTHENTICATED READ [] V AUTHENTICATED R	EAD [] Y	
				èxas Instruments

Authenticated Read Block Timing

- Authenticated read of a block is a common next step in the process, after activation/selection & authentication.
- Here below one can see a logic shot which is showing performing the authenticated read of a block using current Cortex M code example.
- Marker 1 is set for when the TRF79xxA is placed into Direct Mode 0 to begin the non-ISO standard mode of operation that Mifare Classic requires and Marker 2 is set for the end of that process.
- Total time measured is 5.07mSec, NXP specs 2.5mSec for this.

	+10 ms	+20 ms		+30 ms	+40, ms	
0 - MOSI	F_1_				✓ Measurements	۵
1 - MISO	[]-]]_				Width: ### Period: ###	
2 - SPI CLOCK	5-1.				Frequency: ### <u>T1</u> : 0.9194982500 s	
3 - SLAVE_SELECT	F-1-		I		<u>T2</u> : 0.9245663125 s T1 - T2 = 5.0680625 ms	
4 - IRQ	F-1_				✓ Analyzers	ŧ
5 - MOD	F-12_				SPI	×



Authenticated Read Sector Timing

- Authenticated read of a sector (multiple blocks) is another common next step in the process, after activation/selection & authentication.
- Here below one can see a logic shot which is showing performing the authenticated read of a sector (four blocks), using current MSP430 code example.
- Marker 1 is set for when the TRF79xxA is placed into Direct Mode 0 to begin the non-ISO standard mode of operation that Mifare Classic requires and Marker 2 is set for the end of that process.
- Total time measured is 569mSec, with 187mSec between what are essentially four authenticated read blocks – this interval time could be shortened. NXP has not any public benchmark on this process.

Q Saleae Logic 1.1.:	15 - [Connected] - [1	6 MHz, 100 M Samples]								x I
100 M Samples 🔻	@ 16 MHz 🔻	Start							c	Options▼
+0 <u>.</u> 8 s	+0,9 s	0.0 s ↓	+0,1 s	+0;2 s	+0 <u>.</u> 3 s	+0,4 s	+0,5 s	+0,0	5 s +0,7 s	
0 - MOSI	FF	\triangleright							✓ Measurements	ت .
1 - MISO	FF									
2 - SPI CLOCK	<u>.</u>								Frequency: ### — <u>T1</u> : -0.8125000000 μs	
3 - SLAVE_SELECT	£-1-								<u>T2</u> : 0.5659500000 s T1 - T2 = 0.5659508125 s	
4 - IRQ	£-1-								✓ Analyzers	+-
5 - MOD	F_F								SPI	× 😻
	ATE&SELECT		~ (A	UTHENTICATED READ [TED READ []				۴.
								📲 т	èxas Instrumi	ENTS

Authenticated Read Sector Timing

- Authenticated read of a sector (multiple blocks) is another common next step in the process, after activation/selection & authentication.
- Here below one can see a logic shot which is showing performing the authenticated read of a sector (four blocks), using current Cortex M code example. .
- Marker 1 is set for when the TRF79xxA is placed into Direct Mode 0 to begin the non-ISO standard mode of operation that Mifare Classic requires and Marker 2 is set for the end of that process.
- Total time measured is 14mSec, with ~1mSec between what are essentially four authenticated read blocks NXP has not any public benchmark on this process.

Q Saleae Logic 1.1.15 - [0	Connected] - [16 MHz, 500 M Samp	les]			
500 M Samples 🔻 @ 16	MHz 🔻 Start			c	Dptions▼
2	+10 ms	+20 ms	+30 ms	+40 ms	
0 - MOSI	<u> </u>			✓ Measurements	••
1 - MISO				Width: ### Period: ###	
2 - SPI CLOCK				Frequency: ### <u>T1</u> : 0.9194982500 s	
3 - SLAVE_SELECT				<u>T2:</u> 0.9342365000 s T1 - T2 = 14.7382500 ms	
4 - IRQ	-1_			✓ Analyzers	+-
5 - MOD	-1_		1	SPI	×
	eniadata DandEf. 1. a. (4
	ogicdata_Keadr[] * Auth.log	cdata			



Conclusion/Comparison on the timing with MSP430

- TRF79xxA Operations Timing
- NXP Public Spec Timing

Process	Time	Process	Time
Activation and Selection	2.1mSec	Activation and Selection	3mSec
Authentication	151mSec	Authentication	2mSec
Authenticated Read Block	2.09mSec	Authenticated Read Block	2.5mSec
Total Time	155.19mSec	Total Time	7.5mSec

• Conclusion = Current Texas Instruments Mifare Classic with MSP430 solution is slower, but still should not impact any user experience, and could most likely be optimized further.

Conclusion/Comparison on the timing with Cortex M

- TRF79xxA Operations Timing
- NXP Public Spec Timing

Process	Time	Process	Time
Activation and Selection	4.91mSec	Activation and Selection	3mSec
Authentication	2.9mSec	Authentication	2mSec
Authenticated Read Block	5.07mSec	Authenticated Read Block	2.5mSec
Total Time	12.88mSec	Total Time	7.5mSec

 Conclusion = Current Texas Instruments Mifare Classic with Cortex M3 solution is slighty slower than what NXP is recommending, but should not impact any user experience!



Backup



🔱 Texas Instruments

EVM Screen Captures

• These captures illustrate sequence X, as taken from the TRF7960EVM



 $t_{\rm b} = 9.44 \text{uSec}$ $t_{x} = 4.72 u Sec$ $t_1 = 2.48$ uSec



EVM Screen Captures

These captures illustrate Sequences Y and Z, as taken from the TRF7960EVM •



Sequence Y = Carrier for 9.44uSec

Sequence Z = Pause for 2uSec-3uSec, Carrier for Remainder of 9.44uSec



EVM Screen Capture Decoded





Data from GUI for Mifare Authentication

- 19:45:04.452 --> 010E000304C0FFFFFFFFFFFF0000
- 19:45:04.749 <-- 010E000304C0FFFFFFFFFFFF0000
- Crypto1 set key.
- Initialization ok
- 19:45:04.812 --> 010F000304C160007EA6A6E29C0000
- 19:45:05.015 <-- 010F000304C160007EA6A6E29C0000
- Crypto1 authentication step 1.
- Card nonce: D06530F3. Success
- 19:45:05.077 --> 010C000304C2112233440000
- 19:45:05.312 <-- 010C000304C2112233440000</p>
- Crypto1 authentication step 2.
- Authentication ok Success

