


YES: Dual Output (Device 1)

APL EVM Board




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: TP5M5D1806EVM	Designed for: Public Release	Mod. Date: 9/3/2020
TID #: N/A	Project Title: TP5M5D1806EVM	
Number: BSR105	Rev: A	Sheet Title: TP5M5D1806 APL EVM Brd
SVN Rev: Version control disabled	Assembly Variant: 001	Sheet: 1 of 2
Drawn By:	File: BSR105A_SHT1.schdoc	Size: B
Engineer: Jason Arrigo	Contact: http://www.ti.com/support	



YES: Parallel Output (Device2) APL EVM Board



Orderable: TPSM5D1806EVM	Designed for: Public Release	Mod. Date: 9/3/2020
TID #: N/A	Project Title: TPSM5D1806EVM	
Number: BSR105	Rev: A	Sheet Title: TPSM5D1806 APL EVM Board
SVN Rev: Version control disabled	Assembly Variant: 001	Sheet: 2 of 3
Drawn By: Jason Arrigo	File: BSR105A_SHT2.schdoc	Size: B
Engineer: Jason Arrigo	Contact: http://www.ti.com/support	

A

A



PCB Number: BSR105
PCB Rev: A

PCB LOGO
Texas Instruments




PCB LOGO
FCC disclaimer

PCB LOGO
WEEE logo

B

B



Variant/Label Table	
Variant	Label Text
001	ChangeMe!
002	ChangeMe!

C

C

ZZ1
Label Assembly Note
This Assembly Note is for PCB labels only

ZZ2
Assembly Note
These assemblies are ESD sensitive, ESD precautions shall be observed.

ZZ3
Assembly Note
These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.

ZZ4
Assembly Note
These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

ZZ5
Assembly Note
Place SH-J5 on J5 pins 1 and 2

ZZ10
Assembly Note
Place SH-J12 on J12 pins 3 and 4

ZZ6
Assembly Note
Place SH-J6 on J6 pins 3 and 4

ZZ11
Assembly Note
Place SH-J15 on J15 pins 1 and 2

ZZ7
Assembly Note
Place SH-J7 on J7 pins 2 and 3

ZZ12
Assembly Note
Place SH-J17 on J17 pins 2 and 3

ZZ8
Assembly Note
Place SH-J8 on J8 pins 1 and 2

ZZ13
Assembly Note
Place SH-J18 on J18 pins 7 and 8

ZZ9
Assembly Note
Place SH-J11 on J11 pins 3 and 4

ZZ14
Assembly Note
Place SH-J19 on J19 pins 3 and 4

D

D

Orderable: TPSM5D1806EVM	Designed for: Public Release	Mod. Date: 5/29/2020
TID #: N/A	Project Title: TPSM5D1806EVM	
Number: BSR105	Rev: A	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: 001	Sheet: 3 of 3
Drawn By:	File: BSR105A_Hardware.SchDoc	Size: B
Engineer: Jason Arrigo	Contact: http://www.ti.com/support	http://www.ti.com

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

