






NOTE: The 1.2v voltage is internally generated. Other than the capacitive bypassing, no outside connections should be made to these pins.




NOTE 6/6/2022: rev 2 corrected errors in the power supply circuitry. VDDIO\_SW was not connected to VDDIO. VDDIO\_SW is require to be connected to VDDIO. +3.3V was connected to VDD. +3.3v should never be connected to the VDD pins. In this configuration, the internal VREG is supplied by VDDIO and generates the 1.2v required to power the VDD pins. Change the LDO from TPS73133DBVR to TPS73633DRBR. An increase of current output from 150mA to 400mA.




NAME				<b>Sensors, Interconnect and Power</b>	
				CIRCUIT DIAGRAM	
REVISED				SCALE	FREE
DATE	DATE	DATE	DATE	PCA PN 50-28318 rev 2	
DRAWN	DESIGNED	CHECKED	APPROVED	PCB PN 50-28316 rev 2	
				1/3	

The INA190A2 current amplifier is a 50V/V device.  
 With an excitation current of .6mA, the resulting voltage drop across R29 will be 60mV. The output will be 3.0V.

NOTE 6/6/2022: rev 2 Due to bridge resistance tolerance range,  
 current sensing resistor R29's value has changed to 100 ohm.



NAME				ADC	
CIRCUIT DIAGRAM				SCALE FREE	
REVISED		DATE		PCA PN 50-28318 rev 2	
DATE	DATE	DATE	DATE	2	
DRAWN	DESIGNED	CHECKED	APPROVED	PCB PN 50-28316 rev 2	
				3	



NOTE 6/6/2022: rev 2 corrected error in IO.  
uC\_DRDY was connected to GPIO\_VFBSW. This pin should be left open.  
Moved uC\_DRDY to GPIO0 (pin 47).

NAME				<b>Micro Controller</b>	
				CIRCUIT DIAGRAM	
REVISED				SCALE	FREE
DATE	DATE	DATE	DATE	PCB PN 50-28316 rev 2	
DRAWN	DESIGNED	CHECKED	APPROVED	PCB PN 50-28316 rev 2	
				3	3