


Note: The frequency of SPI_CLK is the same as clk_in .

Note: CLK_IN recommended 4.096MHZ, gain used 1., max is 8.196Mhz

Note: design used internal REF 1.2V, so adc input less than 1.2V

Note: Do not place any capacitance on REFIN if the current-detect mode is used.



Rev.	type of change		change-no.	date of change	auth.	checked
	Copyright reserved	Wiring modifications reserved				
schematic						
Pub19886						
substitute for:		substitute by:				
Sheet	Sheets of	Sample				
1	1					
Type	Variant	Part Number				