


Note: The frequency of SPI_CLK is the same as clk_in .

Note: CLK_IN recommend 4.096MHZ, gain used 1., max is 8.196Mhz

Note: design used internal REF 1.2V, so adc input less than 1.2V
 Note: Do not place any capacitance on REFIN if the current-detect mode is used.



The reproduction, distribution and utilization of this document as well as the communication of its contents to others without explicit authorization is prohibited. Offenders will be held liable for the payment of damages. All rights reserved in the event of the grant of a patent, utility model or design.

Rev.	type of change	change-no.	date of change	auth.	checked
			date	name	
		created			
		checked			
schematic		sheet	Sheets of	sample	
Pub19886		1	1	Type	Variant
substitute for:		substitute by:			



Copyright reserved
 Wiring modifications reserved