


<https://cloudcycle.atlassian.net/wiki/spaces/TM/pages/edit-v2/22239494>  
ADC ESD Calculations

RTD Differential filter set to 220Hz. Should be around 10x greater than sampling rate.  
With 6.2k resistors this gives a cap value of 56nf  
Select common mode cap to be 10x smaller - 5.6nf  
Select reference cut off to be approximatley equal to the differential frequency cut off

Sinc3 filter gives better noise performance than the low latency filter but has a 3 cycle latency at the data output.

PT1000 RTD  
Temperatures -20 to 80 Degrees C  
921.6 to 1309 ohms  
with 500mA and a gain of 2 the range is:  
0.92 to 1.3V  
Vref = 3300 ohms  
= max voltage of 1.65V  
Within PGA Range and IDAC Compliance range

RTD 1 Connector



SPI Clock polarity and Phase:  
CLOCK\_POL = 0  
CLOCK\_PHASE = 1

Analog Settling time:  
33nf x 4.99K = 0.00016s  
17.3 time constants to settle for 24 bit resolution:  
#NAME?

Using internal oscillator so being CLK to gnd

AVEXC and REFNO will be internally connected to GND through an internal low side switch. As VEXC+ and REFNO are in the same path and the measurement is ratiometric the resistance of the switch will not affect the measurement.

REF\_P0 is used as the strain gauge ratiometric reference

Recommended reference resistor is <math>\le 10\text{PPM}</math>. Currently set to 0.01% so at 30 degrees we will have an error of 0.003 degrees. Cost is high.  
Cheaper resistor that is 0.05%, at 30 degrees will have an error of 0.015 degrees.  
Class A RTD will have a tolerance of +/- 0.21 degrees at 30 degrees.  
Self heating error =  $(0.0005 \times 2 + 1116) \times 0.0025 = 0.11$  degrees error  
=  $0.015 + 0.21 + 0.11 = 0.335$  degrees error at 30 degrees

Other Considerations  
The amount of time required to receive data from the ADC depends on more than just the nominal data rate of the device. The data period also depends on the mode of operation and other configurations of the device. When the low-latency filter is enabled, the data settles in one data period. However, a small amount of latency exists to set up the device, calculate the conversion data from the modulator samples, and other overhead that adds time to the conversion. For this reason, the first conversion data takes longer than subsequent data conversions.  
Table 13 shows the conversion times for the low-latency filter for each ADC data rate and various conversion modes.

Table 1. Required RC Filter Time Constants to Settle to 1/2 LSB Resolution

Resolution (Bits)	Time Constants to 1/2 LSB
16	11.79
18	13.17
20	14.56
22	15.96
24	17.33

3.3.6.1.2 Data Conversion Time for the Low-Latency Filter  
The amount of time required to receive data from the ADC depends on more than just the nominal data rate of the device. The data period also depends on the mode of operation and other configurations of the device. When the low-latency filter is enabled, the data settles in one data period. However, a small amount of latency exists to set up the device, calculate the conversion data from the modulator samples, and other overhead that adds time to the conversion. For this reason, the first conversion data takes longer than subsequent data conversions.  
Table 13 shows the conversion times for the low-latency filter for each ADC data rate and various conversion modes.

Table 13. Data Conversion Time for the Low-Latency Filter

Nominal Data Rate <sup>(1)</sup> (SPS)	FIRST DATA FOR CONTINUOUS CONVERSION MODE OR SINGLE-SHOT CONVERSION MODE <sup>(2)</sup>		SECOND AND SUBSEQUENT CONVERSIONS FOR CONTINUOUS CONVERSION MODE <sup>(2)</sup>	
	ms <sup>(3)</sup>	NUMBER OF $t_{\text{CLK PERIODS}}^{\text{(4)}}$	ms <sup>(3)</sup>	NUMBER OF $t_{\text{CLK PERIODS}}^{\text{(4)}}$
1.25	445.524	14490	462	14640
5	206.524	5285	200	5100
10	103.524	2725	100	2600
16.6	62.524	1642	60	1500
20	50.524	1445	50	1200
30	33.168	940	30	833
40	24.910	699	22.5	624
100	10.158	295	10	295
200	5.156	150	5	120
400	2.682	80	2.5	80
600	1.646	38	1.25	38
1000	1.158	26	1	26
2000	0.695	16	0.5	12
4000	0.406	10	0.25	6

(1) For the internal oscillator or an external 4.096-MHz clock. Values proportional with  $f_{\text{CLK}}$ .  
(2) Conversion time at the beginning of the first period of the START\_SYNC pin or the external 3.3V Analog Supply for a START command.  
(3) Conversion time at the beginning of the first period of the START\_SYNC pin or the external 3.3V Analog Supply for a START command.  
(4) Equivalent to  $\text{ceil}(\text{conversion mode mode} \times \text{time})$  in the gain register. The default setting is an additional 14  $t_{\text{CLK}}$  where  $t_{\text{CLK}} = 10 \mu\text{s}$ .  
(5) Equivalent to  $\text{ceil}(\text{conversion mode mode} \times \text{time})$  in the gain register.



LOGO1  
LOGO2  
LOGO3  
SERIAL\_NO  
SERIAL\_NO