


NOTE:

1. DIFFERENTIAL TRACES (5 MIL WIDTH AND GAP) ON L1, L4 AND L6 LAYERS ARE 100 OHMS +/- 10%
2. NON-DIFFERENTIAL TRACES (5 MIL WIDTH) ON L1, L4 AND L6 LAYERS ARE 50 OHMS +/- 10%

Layer	Name	Material	Thickness	Constant	Board Layer Stack
	Top Overlay				
	Top Solder	Solder Resist	0.40mil	3.5	
1	Top Layer	Copper	1.40mil		
	Dielectric1	Isola370HR	5.00mil	4.8	
2	GND1	Copper	1.42mil		
	Dielectric 2	Isola370HR	20.00mil	4.8	
3	Power	Copper	1.42mil		
	Dielectric 3	Isola370HR	20.00mil	4.8	
4	Signal Layer 1	Copper	1.42mil		
	Dielectric 5	Isola370HR	5.00mil	4.8	
5	GND2	Copper	1.42mil		
	Dielectric 4	Isola370HR	5.00mil	4.8	
6	Bottom Layer	Copper	1.40mil		
	Bottom Solder	Solder Resist	0.40mil	3.5	
	Bottom Overlay				

Symbol	Quantity	Finished Hole Size	Plated	Hole Type	Drill Layer Pair	Hole Tolerance
	2	45.28mil (1.150mm)	NPTH	Round	Top Layer - Bottom Layer	
	2	50.00mil (1.270mm)	NPTH	Round	Top Layer - Bottom Layer	
	411	10.00mil (0.254mm)	PTH	Round	Top Layer - Bottom Layer	
	3	35.00mil (0.889mm)	PTH	Round	Top Layer - Bottom Layer	+/-3.00mil
	3	63.00mil (1.600mm)	PTH	Round	Top Layer - Bottom Layer	
	4	125.98mil (3.200mm)	PTH	Round	Top Layer - Bottom Layer	
	425 Total					



DESIGN INFORMATION	
MIN. TRACK WIDTH:	8 MIL
MIN. CLEARANCE:	0.2 mm
MIN. VIA PAD SIZE:	24 MIL
MINIMUM ANNULAR RING 0.05mm (2MIL) EXTERNAL	
PER IPC-D-275 CLASS 2 LEVEL C	
REGISTRATION TOLERANCES: METAL +/-	5 MIL, HOLES +/- 3 MIL
HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- 3 MIL	
MATERIAL:	
<input type="checkbox"/> FR-408	<input type="checkbox"/> FR-4 High Tg
<input checked="" type="checkbox"/> OTHER	Isola 370HR
THICKNESS:	<input checked="" type="checkbox"/> 62 MIL +/-10% <input type="checkbox"/> OTHER
TOLERANCE:	<input checked="" type="checkbox"/> ANSI IPC-6012 TYPE 3 CLASS 2
	<input type="checkbox"/> OTHER +/-
BOW & TWIST:	<input checked="" type="checkbox"/> ANSI IPC-6012 TYPE 3 CLASS 2
	<input type="checkbox"/> OTHER +/-
DRILLING:	
REFERENCE:	<input checked="" type="checkbox"/> AS SHOWN <input checked="" type="checkbox"/> NC_DRILL FILES
PTH COPPER THICKNESS:	<input checked="" type="checkbox"/> 20-30 um <input type="checkbox"/> OTHER
BOARD FINISH:	
SILKSCREEN:	<input checked="" type="checkbox"/> TOP <input checked="" type="checkbox"/> BOTTOM
SILKSCREEN COLOR:	<input checked="" type="checkbox"/> WHITE <input type="checkbox"/> OTHER
SOLDER RESIST COLOR:	<input type="checkbox"/> GREEN <input checked="" type="checkbox"/> OTHER RED
	<input checked="" type="checkbox"/> MATTE <input type="checkbox"/> SEMI-GLOSS
SURFACE FINISH:	
<input type="checkbox"/> IMMERSION GOLD (ENIG)	<input checked="" type="checkbox"/> ENEPIG
<input type="checkbox"/> IMM. TIN/SILVER OR EQUIV	<input type="checkbox"/> OTHER
ARRAY/PANEL:	
<input type="checkbox"/> CUT AND TRIM PER M1 BOARD OUTLINE	<input type="checkbox"/> N.C. ROUTE
<input type="checkbox"/> V. SCORE	
CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF:	
<input checked="" type="checkbox"/> ANSI IPC-A-600F CLASS ->	<input type="checkbox"/> 1 <input checked="" type="checkbox"/> 2 <input type="checkbox"/> 3
<input checked="" type="checkbox"/> RoHS	<input type="checkbox"/> OTHER PER ORDER
ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS. PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER	
ADDITIONAL REQUIREMENTS:	
MICROSECTION: <input type="checkbox"/> YES	
BARE BOARD ELEC. TEST: <input type="checkbox"/> NONE <input checked="" type="checkbox"/> REQUIRED <input type="checkbox"/> PER ORDER	
<input type="checkbox"/> XX MIL VIAS REQUIRE NON-CONDUCTIVE FILL AND PLANARIZE	
<input type="checkbox"/> XX MIL VIAS REQUIRE CONDUCTIVE FILL AND PLANARIZE	
<input type="checkbox"/> OUTER XX MIL TRACES REQUIRE 50 OHM SINGLE-ENDED IMPEDANCE	
<input type="checkbox"/> LAYER 2 & 3 (INNER LAYERS) XX MIL WIDE, XX MIL SPACE TRACES REQUIRE 100 OHM DIFFERENTIAL IMPEDANCE	



PROJECT TITLE:
ADC35XX CMOS Interposer Card

DESIGNED FOR:
Public Release

FILE NAME:
ADC35XX_TSW1400_Interposer_PCB.PcbDoc

ENGINEER:
Daniel Brock

LAYOUT BY:
Daniel Brock

SCALE: 1.00

ALTUM DESIGNER VERSION:
20.0.11.256

ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: 35XX_C_INT	REV: A	SUN REV: Not In VersionControl
LAYER NAME = 06050-143	TID #: N/A		
PLOT NAME = Fabrication Drawing	GENERATED : 6/22/2020 5:27:29 PM	TEXAS INSTRUMENTS	

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.