











SBAS756B - FEBRUARY 2016-REVISED JANUARY 2017

ADS54J42

ADS54J42

Dual-Channel, 14-Bit, 625-MSPS, Analog-to-Digital Converter

Draft Cycle 3, 1/19/17

Features

14-Bit Resolution, Dual-Chanel, 625-MSPS ADC

Noise Floor: -157 dBFS/Hz

Spectral Performance ($f_{IN} = 170 \text{ MHz at } -1 \text{ dBFS}$):

SNR: 71.0 dBFS

NSD: –155.9 dBFS/Hz

SFDR: 85 dBc

 SFDR: 93 dBc (Except HD2, HD3, and Interleaving Tones)

Spectral Performance (f_{IN} = 350 MHz at −1 dBFS):

SNR: 69 dBFS

NSD: -153.9 dBFS/Hz

SFDR: 76 dBc

 SFDR: 90 dBc (Except HD2, HD3, and Interleaving Tones)

Channel Isolation: 100 dBc at f_{IN} = 170 MHz

Input Full-Scale: 1.9 V_{PP}

Input Bandwidth (3 dB): 1.2 GHz

On-Chip Dither

Integrated Wideband DDC Block

JESD204B Interface With Subclass 1 Support:

2 Lanes per ADC at 6.25 Gbps

4 Lanes per ADC at 3.125 Gbps

Support for Multi-Chip Synchronization

Power Dissipation: 970 mW/Ch at 625 MSPS

Package: 72-Pin VQFNP (10 mm x 10 mm)

Applications

- Radar and Antenna Arrays
- **Broadband Wireless**
- Cable CMTS, DOCSIS 3.1 Receivers
- **Communications Test Equipment**
- Microwave Receivers
- Software Defined Radio (SDR)
- **Digitizers**
- Medical Imaging and Diagnostics

3 Description

The ADS54J42 is a low-power, wide-bandwidth, 14-625-MSPS, dual-channel, analog-to-digital converter (ADC). Designed for high signal-to-noise ratio (SNR), the device delivers a noise floor of -157 dBFS/Hz for applications aiming for highest dynamic range over a wide instantaneous bandwidth. The device supports the JESD204B serial interface with data rates up to 6.25 Gbps. The buffered analog input provides uniform input impedance across a wide frequency range and minimizes sample-and-hold glitch energy. Each ADC channel optionally can connect to a wideband digital down-converter (DDC) block. The ADS54J42 provides excellent spuriousfree dynamic range (SFDR) over a large input frequency range with very-low-power consumption.

The JESD204B interface reduces the number of interface lines, allowing high system integration density. An internal phase-locked loop (PLL) multiplies the ADC sampling clock to derive the bit clock that serializes the 14-bit data from each channel.

Device Information

PART NUMBER	PACKAGE	BODY SIZE (NOM)
ADS54J42	VQFNP (72)	10.00 mm × 10.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

FFT for 170-MHz Input Signal






Table of Contents

1	Features 1		8.3 Feature Description	. 27
2	Applications 1		8.4 Device Functional Modes	. 35
3	Description 1		8.5 Register Maps	. 45
4	Revision History2	9	Application and Implementation	. 7 0
5	Device Comparison Table 4		9.1 Application Information	. 70
6	Pin Configuration and Functions 4		9.2 Typical Application	. 75
7	Specifications6	10	Power Supply Recommendations	. 77
•	7.1 Absolute Maximum Ratings		10.1 Power Sequencing and Initialization	. 77
	7.2 ESD Ratings	11	Layout	. 78
	7.3 Recommended Operating Conditions		11.1 Layout Guidelines	. 78
	7.4 Thermal Information		11.2 Layout Example	. 79
	7.5 Electrical Characteristics	12	Device and Documentation Support	. 80
	7.6 AC Characteristics		12.1 Documentation Support	. 80
	7.7 Digital Characteristics		12.2 Receiving Notification of Documentation Updates	s <mark>80</mark>
	7.8 Timing Requirements		12.3 Community Resources	. 80
	7.9 Typical Characteristics		12.4 Trademarks	. 80
	7.10 Typical Characteristics: Contour		12.5 Electrostatic Discharge Caution	. 80
8	Detailed Description		12.6 Glossary	. 80
•	8.1 Overview	13	Mechanical, Packaging, and Orderable	00
	8.2 Functional Block Diagram		Information	. 80

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	hanges from Revision A (March 2016) to Revision B	Page
•	Added ADS54J20 device to Device Comparison table	4
•	Changed minimum value of input clock frequency from 300 MHz to 250 MHz in Recommended Operating	
	Conditions table	
•	Added FOVR latency information in Timing Requirements table	13
•	Added 2017 copyright to Functional Block Diagram	26
•	Added 2017 copyright to DDC Block image	28
•	Changed table title from LMFSC Clock Frequency to Local Multi-Frame Clock Frequency	31
•	Added SYSREF Not Present (Subclass 0, 2) subsection to Feature Description section	32
•	Changed text in Fast OVR section	33
•	Added Register 54h to Register Map table	46
•	Changed text in description field of Register 20h Field Descriptions table	50
•	Changed text in description field of Register 21h Field Descriptions table	51
•	Changed text in description field of Register 23h Field Descriptions table	51
•	Changed text in description field of Register 24h Field Descriptions table	52
•	Added Register 54h to Master Page (080h) section	54
•	Changed text in the description field of Registers 12h-15h Field Descriptions table	68
•	Changed description and comment field text in Step 1 of Initialization Sequence table	<mark>71</mark>
•	Changed text in Power Supply Recommendations section	77
•	Added Power Sequencing and Initialization subsection to Power Supply Recommendations section	77
•	Added 2017 copyright to Layout Example image	7 9
•	Deleted static literature numbers in document references in Related Documentation section	80
•	Added the Receiving Notification of Documentation Updates section	80





www.ti.com


C	hanges from Original (February 2016) to Revision A	Page
•	Changed front-page figure	1
•	Changed AC Characteristics table: changes made throughout table	9
•	Changed conditions of Typical Characteristics section	15
•	Changed Figure 9	16
•	Changed Figure 19 and Figure 20	17
•	Changed Figure 21	18
•	Added note to Figure 45 and Figure 46	22
•	Added Typical Characteristics: Contour section	24
•	Changed description of Eye Diagrams section for clarification	44
	Changed steps 4 and 5 in Table 66	
•	Changed Figure 132	74



5 Device Comparison Table

PART NUMBER	SPEED GRADE (MSPS)	RESOLUTION (Bits)	CHANNEL
ADS54J20	1000	12	2
ADS54J42	625	14	2
ADS54J60	1000	16	2
ADS54J40	1000	14	2
ADS54J66	500	14	4
ADS54J69	500	16	2

6 Pin Configuration and Functions





Pin Functions

	PIN				
NAME	NO.	I/O	DESCRIPTION		
CLOCK, SYS	REF	•			
CLKINM	28	I	Negative differential clock input for the ADC		
CLKINP	27	I	Positive differential clock input for the ADC		
SYSREFM	34	I	Negative external SYSREF input		
SYSREFP	33	I	Positive external SYSREF input		
CONTROL, S	ERIAL				
PDN	50	I/O	Power-down. Can be configured via an SPI register setting. Can be configured to fast overrange output for channel A via the SPI.		
RESET	48	I	Hardware reset; active high. This pin has an internal 20-kΩ pulldown resistor.		
SCLK	6	I	Serial interface clock input		
SDIN	5	I	Serial interface data input		
SDOUT	11	0	Serial interface data output Can be configured to fast overrange output for channel B via the SPI.		
SEN	7	I	Serial interface enable		
DATA INTERI	FACE				
DA0M	62		0		
DA1M	59	0	JESD204B serial data negative outputs for channel A		
DA2M	56	U	JESD204B Serial data negative outputs for channel A		
DA3M	54				
DA0P	61				
DA1P	58	0	JESD204B serial data positive outputs for channel A		
DA2P	55	U	3ESD2046 Serial data positive outputs for chariner A		
DA3P	53				
DB0M	65				
DB1M	68	0	JESD204B serial data negative outputs for channel B		
DB2M	71	U	JESDZ04B Serial data negative outputs for chariner B		
DB3M	1				
DB0P	66				
DB1P	69	0	JESD204B serial data positive outputs for channel B		
DB2P	72		acobzo-a serial data positive outputs for original a		
DB3P	2				
SYNC	63		Synchronization input for the JESD204B port		
INPUT, COM	MON-MODE				
INAM	41	I	Differential analog negative input for channel A		
INAP	42	1	Differential analog positive input for channel A		
INBM	14	1	Differential analog negative input for channel B		
INBP	13	1	Differential analog positive input for channel B		
VCM	22	0	Common-mode voltage, 2.1 V Note that analog inputs are internally biased to this pin through 600 Ω (effective), no external connection from the VCM pin to the INxP or INxM pin is required.		
POWER SUP	PLY				
AGND	18, 23, 26, 29, 32, 36, 37		Analog ground		
AVDD	9, 12, 15, 17, 25, 30, 35, 38, 40, 43, 44, 46	' ()	Analog 1.9-V power supply		
AVDD3V	10, 16, 24, 31, 39, 45		Analog 3-V power supply for the analog buffer		
DGND	3, 52, 60, 67	Ĭ	Digital ground		
DVDD	8, 47	I	Digital 1.9-V power supply		
IOVDD	4, 51, 57, 64, 70	I	Digital 1.15-V power supply for the JESD204B transmitter		
NC, RES					
NC	19 – 21	_	Unused pins, do not connect		
RES	49	I	Reserved pin. Connect to DGND.		



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT	
	AVDD3V	-0.3	3.6		
Supply voltage range	AVDD	-0.3	2.1	V	
Supply voltage range	DVDD	-0.3	2.1	V	
	IOVDD	-0.2	1.4		
Voltage between AGND and DGND		-0.3	0.3	V	
	INAP, INBP, INAM, INBM	-0.3	3		
Valtage applied to input pine	CLKINP, CLKINM	-0.3	AVDD + 0.3	V	
Voltage applied to input pins	SYSREFP, SYSREFM	-0.3	AVDD + 0.3	V	
	SCLK, SEN, SDIN, RESET, SYNC, PDN	-0.2	2.1		
Storage temperature, T _{stg}		-65	150	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)(2)

			MIN	NOM	MAX	UNIT
	AVDD3V		2.85	3	3.6	
Complement and an arrange	AVDD			1.9	2	V
Supply voltage range Analog inputs Clock inputs	DVDD		1.7	1.9	2	V
	IOVDD	1.0	1.1	1.15	1.2	
Analog inputs	Differential input voltage range			1.9		V_{PP}
	Input common-mode voltage			2		V
7 thatog inputs	Maximum analog input frequency amplitude (3)(4)	for a 1.9-V _{PP} input		400		MHz
	Input clock frequency, device clock	k frequency	250 ⁽⁵⁾		625	MHz
		Sine wave, ac-coupled	0.75	1.5		
Clock inputs	Input clock amplitude differential (V _{CLKP} – V _{CLKM})	LVPECL, ac-coupled	0.8	1.6		V_{PP}
	(VCLRP VCLRM)	LVDS, ac-coupled		0.7		
	Input device clock duty cycle		45%	50%	55%	
Tomporeture	Operating free-air, T _A		-40		85	°C
Temperature	Operating junction, T _J			105 ⁽⁶⁾	125	Ψ.

- (1) SYSREF must be applied for the device to initialize; see the SYSREF Signal section for details.
- 2) After power-up, always use a hardware reset to reset the device for the first time; see Table 68 for details.
- (3) Operating 0.5 dB below the maximum-supported amplitude is recommended to accommodate gain mismatch in interleaving ADCs.
- (4) At high frequencies, the maximum supported input amplitude reduces; see Figure 36 for details.
- (5) See Table 10.
- (6) Prolonged use above the nominal junction temperature can increase the device failure-in-time (FIT) rate.

⁽²⁾ JEDEC document JEP157 states that 250-V HBM allows safe manufacturing with a standard ESD control process.



7.4 Thermal Information

		ADS54J42	
	THERMAL METRIC ⁽¹⁾	RMP (VQFNP)	
		72 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	22.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	5.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	2.4	°C/W
ΨЈΤ	Junction-to-top characterization parameter	0.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	2.3	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	0.4	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



7.5 Electrical Characteristics

typical values are at $T_A = 25^{\circ}$ C, full temperature range is from $T_{MIN} = -40^{\circ}$ C to $T_{MAX} = +85^{\circ}$ C, ADC sampling rate = 625 MSPS, 50% clock duty cycle, AVDD3V = 3 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, and -1-dBFS differential input (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
GENERAL						
	ADC sampling rate				625	MSPS
	Resolution		14			Bits
POWER SUF	PLIES	•				
AVDD3V	3-V analog supply		2.85	3.0	3.6	V
AVDD	1.9-V analog supply		1.8	1.9	2.0	V
DVDD	1.9-V digital supply		1.7	1.9	2.0	V
IOVDD	1.15-V SERDES supply		1.1	1.15	1.2	V
I _{AVDD3V}	3-V analog supply current	V _{IN} = full-scale on both channels		247	310	mA
I _{AVDD}	1.9-V analog supply current	V _{IN} = full-scale on both channels		260	410	mA
I _{DVDD}	1.9-V digital supply current	Eight lanes active (LMFS = 8224)		137	210	mA
I _{IOVDD}	1.15-V SERDES supply current	Eight lanes active (LMFS = 8224)		382	720	mA
P _{dis}	Total power dissipation	Eight lanes active (LMFS = 8224)	5	1.94	2.68	W
I_{DVDD}	1.9-V digital supply current	Four lanes active (LMFS = 4222), 2x decimation	0	130		mA
I _{IOVDD}	1.15-V SERDES supply current	Four lanes active (LMFS = 4222), 2x decimation		404		mA
P_{dis}	Total power dissipation	Four lanes active (LMFS = 4222), 2x decimation		1.95		W
I _{DVDD}	1.9-V digital supply current	Two lanes active (LMFS = 2221), 4x decimation		129		mA
I _{IOVDD}	1.15-V SERDES supply current	Two lanes active (LMFS = 2221), 4x decimation		400		mA
P _{dis} ⁽¹⁾	Total power dissipation	Two lanes active (LMFS = 2221), 4x decimation		1.94		W
	Global power-down power dissipation			285	315	mW
ANALOG INI	PUTS (INAP, INAM, INBP, INBM)	1.70				
	Differential input full-scale voltage			1.9		V_{PP}
V_{IC}	Common-mode input voltage			2.0		V
R _{IN}	Differential input resistance	At 170-MHz input frequency		0.6		kΩ
C _{IN}	Differential input capacitance	At 170-MHz input frequency		4.7		pF
	Analog input bandwidth (3 dB)	$50\text{-}\Omega$ source driving ADC inputs terminated with 50 Ω		1.2		GHz
CLOCK INPL	UT (CLKINP, CLKINM)					
	Internal clock biasing	CLKINP and CLKINM are connected to internal biasing voltage through 400 Ω		1.15		V

⁽¹⁾ See the *Power-Down Mode* section for details.



7.6 AC Characteristics

typical values are at $T_A = 25$ °C, full temperature range is from $T_{MIN} = -40$ °C to $T_{MAX} = +85$ °C, ADC sampling rate = 625 MSPS, 50% clock duty cycle, AVDD3V = 3 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input amplitude, and 0-dB digital gain (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT	
		$f_{IN} = 10 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	-	71.8		
		$f_{IN} = 100 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		71.5		
		$f_{IN} = 170 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	67.2	71		
		$f_{IN} = 230 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		70.3		
ONE		f _{IN} = 270 MHz, A _{IN} = -1 dBFS		69.9	10.50	
SNR	Signal-to-noise ratio	f _{IN} = 300 MHz, A _{IN} = -1 dBFS		69.5	dBFS	
		f _{IN} = 370 MHz, A _{IN} = -1 dBFS		68.7		
		f _{IN} = 470 MHz, A _{IN} = -3 dBFS		68.7		
		$A_{IN} = -6 \text{ dBFS}$		67.9		
		$f_{IN} = 720 \text{ MHz}$ $A_{IN} = -6 \text{ dBFS, gain} = 5 \text{ dB}$		62.7		
		f _{IN} = 10 MHz, A _{IN} = -1 dBFS	1:	56.7		
		f _{IN} = 100 MHz, A _{IN} = -1 dBFS	11	56.4		
ı		f _{IN} = 170 MHz, A _{IN} = -1 dBFS	154.2	55.9		
		f _{IN} = 230 MHz, A _{IN} = -1 dBFS	15	55.2		
NSD		$f_{IN} = 270 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	15	54.8		
	Noise spectral density	$f_{IN} = 300 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		54.4	dBFS/Hz	
		$f_{IN} = 370 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	15	53.6		
		$f_{IN} = 470 \text{ MHz}, A_{IN} = -3 \text{ dBFS}$		53.6	-	
		$A_{IN} = -6 \text{ dBFS}$		52.8		
		$f_{IN} = 720 \text{ MHz}$ $A_{IN} = -6 \text{ dBFS}, \text{ gain} = 5 \text{ dB}$	14	47.6		
		f _{IN} = 10 MHz, A _{IN} = -1 dBFS	-	71.7		
		$f_{IN} = 100 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	-	71.4		
		$f_{IN} = 170 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	67	70.8		
		f _{IN} = 230 MHz, A _{IN} = -1 dBFS	(69.8		
01111	Signal-to-noise and distortion	f _{IN} = 270 MHz, A _{IN} = -1 dBFS	(69.7		
SINAD	ratio	f _{IN} = 300 MHz, A _{IN} = -1 dBFS	(69.1	dBFS	
		f _{IN} = 370 MHz, A _{IN} = -1 dBFS	(67.4		
		$f_{IN} = 470 \text{ MHz}, A_{IN} = -3 \text{ dBFS}$	(66.4		
		$A_{IN} = -6 \text{ dBFS}$	(65.8		
		$f_{IN} = 720 \text{ MHz}$ $A_{IN} = -6 \text{ dBFS, gain} = 5 \text{ dB}$		61		
		f _{IN} = 10 MHz, A _{IN} = -1 dBFS		90		
		f _{IN} = 100 MHz, A _{IN} = -1 dBFS		85		
		f _{IN} = 170 MHz, A _{IN} = -1 dBFS	76	85		
		f _{IN} = 230 MHz, A _{IN} = -1 dBFS		80		
	Spurious-free dynamic range	f _{IN} = 270 MHz, A _{IN} = -1 dBFS		84		
SFDR	(excluding IL spurs)	$f_{IN} = 300 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		81	dBc	
		$f_{IN} = 370 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		73		
		$f_{IN} = 470 \text{ MHz}, A_{IN} = -3 \text{ dBFS}$		69		
		$A_{IN} = -6 \text{ dBFS}$		64	-	
		$f_{IN} = 720 \text{ MHz}$ $A_{IN} = -6 \text{ dBFS}, \text{ gain} = 5 \text{ dB}$		65		



AC Characteristics (continued)

typical values are at $T_A = 25$ °C, full temperature range is from $T_{MIN} = -40$ °C to $T_{MAX} = +85$ °C, ADC sampling rate = 625 MSPS, 50% clock duty cycle, AVDD3V = 3 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input amplitude, and 0-dB digital gain (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		f _{IN} = 10 MHz, A _{IN} = -1 dBFS		90		
		f _{IN} = 100 MHz, A _{IN} = -1 dBFS		98		
		f _{IN} = 170 MHz, A _{IN} = -1 dBFS	76	95		
		f _{IN} = 230 MHz, A _{IN} = -1 dBFS		88		
LIBO	Second-order harmonic	f _{IN} = 270 MHz, A _{IN} = -1 dBFS		85		15
HD2	distortion	f _{IN} = 300 MHz, A _{IN} = -1 dBFS		81		dBc
		f _{IN} = 370 MHz, A _{IN} = -1 dBFS		73		
		$f_{IN} = 470 \text{ MHz}, A_{IN} = -3 \text{ dBFS}$		70		
		$f_{IN} = 720 \text{ MHz}$ $A_{IN} = -6 \text{ dBFS}$ $A_{IN} = -6 \text{ dBFS, gain} = 5 \text{ dB}$		64		
		$I_{IN} = 720 \text{ MHz}$ $A_{IN} = -6 \text{ dBFS, gain} = 5 \text{ dB}$		65		
		f _{IN} = 10 MHz, A _{IN} = -1 dBFS		98		
		f _{IN} = 100 MHz, A _{IN} = -1 dBFS		85		
		f _{IN} = 170 MHz, A _{IN} = -1 dBFS	76	85		
		f _{IN} = 230 MHz, A _{IN} = -1 dBFS		80		
LIBO	Third-order harmonic	f _{IN} = 270 MHz, A _{IN} = -1 dBFS	6	84		15
HD3 distortion		f _{IN} = 300 MHz, A _{IN} = -1 dBFS	71	84		dBc
		f _{IN} = 370 MHz, A _{IN} = -1 dBFS		80		ı
		$f_{IN} = 470 \text{ MHz}, A_{IN} = -3 \text{ dBFS}$				
		$f_{IN} = 720 \text{ MHz}$ $A_{IN} = -6 \text{ dBFS}$ $A_{IN} = -6 \text{ dBFS, gain} = 5 \text{ dB}$		75		
		$I_{IN} = 720 \text{ MHz}$ $A_{IN} = -6 \text{ dBFS, gain} = 5 \text{ dB}$		77		
		$f_{IN} = 10 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		96		
		$f_{IN} = 100 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		97		
		f _{IN} = 170 MHz, A _{IN} = -1 dBFS	79	96		
		f _{IN} = 230 MHz, A _{IN} = -1 dBFS		94		
Non	Spurious-free dynamic range	f _{IN} = 270 MHz, A _{IN} = -1 dBFS		94		4DEC
HD2, HD3	(excluding HD2, HD3, and IL spur)	f _{IN} = 300 MHz, A _{IN} = -1 dBFS		93		dBFS
		$f_{IN} = 370 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		88		
		$f_{IN} = 470 \text{ MHz}, A_{IN} = -3 \text{ dBFS}$		90		
		$A_{IN} = -6 \text{ dBFS}$		82		
		$f_{IN} = 720 \text{ MHz}$ $A_{IN} = -6 \text{ dBFS, gain} = 5 \text{ dB}$		83		
		$f_{IN} = 10 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		11.6		
		f _{IN} = 100 MHz, A _{IN} = -1 dBFS		11.6		
		$f_{IN} = 170 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	10.8	11.5		
		f _{IN} = 230 MHz, A _{IN} = -1 dBFS		11.3		
ENCE	Effective acceptance (1):10	f _{IN} = 270 MHz, A _{IN} = -1 dBFS		11.3		D:+-
ENOB	Effective number of bits	f _{IN} = 300 MHz, A _{IN} = -1 dBFS	11.2			Bits
		f _{IN} = 370 MHz, A _{IN} = -1 dBFS		11.0		
		$f_{IN} = 470 \text{ MHz}, A_{IN} = -3 \text{ dBFS}$		10.7		
		$f_{IN} = 720 \text{ MHz}$ $A_{IN} = -6 \text{ dBFS}$ $A_{IN} = -6 \text{ dBFS, gain} = 5 \text{ dB}$		10.6		
		$I_{IN} = 720 \text{ MHz}$ $A_{IN} = -6 \text{ dBFS}, \text{ gain} = 5 \text{ dB}$		9.8		



AC Characteristics (continued)

typical values are at $T_A = 25$ °C, full temperature range is from $T_{MIN} = -40$ °C to $T_{MAX} = +85$ °C, ADC sampling rate = 625 MSPS, 50% clock duty cycle, AVDD3V = 3 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input amplitude, and 0-dB digital gain (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		f _{IN} = 10 MHz, A	N _{IN} = −1 dBFS		89		
		f _{IN} = 100 MHz,	A _{IN} = -1 dBFS				
		f _{IN} = 170 MHz,	A _{IN} = -1 dBFS	73	84		
		f _{IN} = 230 MHz,	A _{IN} = -1 dBFS				
TUD	Tatal hammania diatamian	f _{IN} = 270 MHz,	A _{IN} = -1 dBFS		81		4D.
THD	Total harmonic distortion	$f_{IN} = 300 \text{ MHz},$	A _{IN} = -1 dBFS		79		dBc
		f _{IN} = 370 MHz,	A _{IN} = -1 dBFS		72		
		f _{IN} = 470 MHz,	$A_{IN} = -3 \text{ dBFS}$		67		
		f 700 MH-	A _{IN} = -6 dBFS		63		
			A _{IN} = -6 dBFS, gain = 5 dB		64		
	Interleaving spur	f _{IN} = 10 MHz, A		91			
		f _{IN} = 100 MHz,	, C	89.		dBc	
		$f_{IN} = 170 \text{ MHz},$	69	86.			
		$f_{IN} = 230 \text{ MHz},$		85			
CEDD II		$f_{\text{IN}} = 270 \text{ MHz},$	5	85			
SFDK_IL		$f_{IN} = 300 \text{ MHz},$	7)	83			
		$f_{IN} = 370 \text{ MHz},$	84				
		$f_{IN} = 470 \text{ MHz},$	$A_{IN} = -3 \text{ dBFS}$		86		
		f _{IN} = 720 MHz	$A_{JN} = -6 \text{ dBFS}$		82		
		1 _{IN} = 720 WI 12	$A_{IN} = -6 \text{ dBFS}, \text{ gain} = 5 \text{ dB}$		83		
		$f_{IN1} = 185 \text{ MHz}$ $A_{IN} = -7 \text{ dBFS}$, f _{IN2} = 190 MHz,		93		
IMD3	Two-tone, third-order intermodulation distortion	$f_{IN1} = 365 \text{ MHz}$ $A_{IN} = -7 \text{ dBFS}$, f _{IN2} = 370 MHz,		78		dBFS
		$f_{IN1} = 465 \text{ MHz}$ $A_{IN} = -7 \text{ dBFS}$, f _{IN2} = 470 MHz,		71		
	Crosstalk isolation between channel A and B	Full-scale, 170- channel is viction	MHz signal on aggressor, idle m		100		dB



7.7 Digital Characteristics

typical values are at $T_A = 25^{\circ}$ C, full temperature range is from $T_{MIN} = -40^{\circ}$ C to $T_{MAX} = +85^{\circ}$ C, ADC sampling rate = 625 MSPS, 50% clock duty cycle, AVDD3V = 3 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, and -1-dBFS differential input (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL IN	IPUTS (RESET, SCLK, SEN, SDIN, SYNG	Ō, PDN) ⁽¹⁾	-		<u> </u>	
V _{IH}	High-level input voltage	All digital inputs support 1.2-V and 1.8-V logic levels	0.8			V
V_{IL}	Low-level input voltage	All digital inputs support 1.2-V and 1.8-V logic levels			0.4	V
	High-level input current	SEN		0		
IIH	nign-ievei input current	RESET, SCLK, SDIN, PDN, SYNC		50		μA
	Low level input ourrent	SEN		50		
I _{IL}	Low-level input current	RESET, SCLK, SDIN, PDN, SYNC		0		μA
DIGITAL IN	IPUTS (SYSREFP, SYSREFM)			1 6		
V_D	Differential input voltage		0.35	0.45	1.4	V
V _(CM_DIG)	Common-mode voltage for SYSREF ⁽²⁾			1.3		V
	UTPUTS (SDOUT, PDN ⁽²⁾)			•		
V_{OH}	High-level output voltage		DVDD - 0.1	DVDD		V
V _{OL}	Low-level output voltage				0.1	V
DIGITAL O	UTPUTS (JESD204B Interface: D × P, D	× M) ⁽³⁾				
V _{OD}	Output differential voltage	With default swing setting		700		mV_PP
V _{oc}	Output common-mode voltage		60	450		mV
	Transmitter short-circuit current	Transmitter pins shorted to any voltage between –0.25 V and 1.45 V	100		100	mA
Z _{os}	Single-ended output impedance			50		Ω
	Output capacitance	Output capacitance inside the device, from either output to ground	7	2		pF

⁽¹⁾ The RESET, SCLK, SDIN, and PDN pins have a 20-kΩ (typical) internal pulldown resistor to ground, and the SEN pin has a 20-kΩ (typical) pullup resistor to IOVDD.

⁽²⁾ When functioning as an OVR pin for channel B.

⁽³⁾ $100-\Omega$ differential termination.



7.8 Timing Requirements

typical values are at $T_A = 25^{\circ}$ C, full temperature range is from $T_{MIN} = -40^{\circ}$ C to $T_{MAX} = +85^{\circ}$ C, ADC sampling rate = 625 MSPS, 50% clock duty cycle, AVDD3V = 3 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, and -1-dBFS differential input (unless otherwise noted)

		MIN	TYP	MAX	UNITS
SAMPLE T	IMING				
	Aperture delay	0.75		1.6	ns
	Aperture delay matching between two channels on the same device		±70		ps
	Aperture delay matching between two devices at the same temperature and supply voltage		±270		ps
	Aperture jitter		120		f _S rms
WAKE-UP	TIMING				
	Wake-up time to valid data after coming out of global power-down		150		μs
LATENCY				2	
	Data latency ⁽¹⁾ : ADC sample to digital output		134		Input clock cycles
	OVR latency: ADC sample to OVR bit		62		Input clock cycles
	FOVR latency; ADC sample to FOVR signal on pin		18 + 4 ns		Input clock cycles
t _{PD}	Propagation delay: logic gates and output buffers delay (does not change with f _S)		4		ns
SYSREF TI	MING	5			
t _{SU_SYSREF}	Setup time for SYSREF, referenced to the input clock falling edge	300		900	ps
t _{H_SYSREF}	Hold time for SYSREF, referenced to the input clock falling edge	100			ps
JESD OUT	PUT INTERFACE TIMING CHARACTERISTICS				
	Unit interval	160		400	ps
	Serial output data rate	2.5		6.25	Gbps
	Total jitter for BER of 1E-15 and lane rate = 6.25 Gbps 26				ps
	Random jitter for BER of 1E-15 and lane rate = 6.25 Gbps 0.75				ps rms
	Deterministic jitter for BER of 1E-15 and lane rate = 6.25 Gbps		12		ps, pk-pk
t _R , t _F	Data rise time, data fall time: rise and fall times are measured from 20% to 80%, differential output waveform, 2.5 Gbps ≤ bit rate ≤ 6.25 Gbps		35		ps

⁽¹⁾ Overall ADC latency = data latency + t_{PDI} .







Figure 2. Sample Timing Requirements

Submit Documentation Feedback



7.9 Typical Characteristics


typical values are at $T_A = 25$ °C, full temperature range is from $T_{MIN} = -40$ °C to $T_{MAX} = +85$ °C, ADC sampling rate = 625 MSPS, 50% clock duty cycle, AVDD3V = 3 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)



Submit Documentation Feedback



typical values are at $T_A = 25$ °C, full temperature range is from $T_{MIN} = -40$ °C to $T_{MAX} = +85$ °C, ADC sampling rate = 625 MSPS, 50% clock duty cycle, AVDD3V = 3 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)




Submit Documentation Feedback

Copyright © 2016–2017, Texas Instruments Incorporated



typical values are at $T_A = 25$ °C, full temperature range is from $T_{MIN} = -40$ °C to $T_{MAX} = +85$ °C, ADC sampling rate = 625 MSPS, 50% clock duty cycle, AVDD3V = 3 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)



 f_{IN1} = 470 MHz, f_{IN2} = 465 MHz, each tone at –36 dBFS, IMD = 107 dBFS

Figure 15. FFT for Two-Tone Input Signal (–36 dBFS)




Figure 17. Intermodulation Distortion vs Input Amplitude (365 MHz and 370 MHz)




Figure 19. Spurious-Free Dynamic Range vs Input Frequency




Figure 16. Intermodulation Distortion vs Input Amplitude (185 MHz and 190 MHz)




Figure 18. Intermodulation Distortion vs Input Amplitude (465 MHz and 470 MHz)





Figure 20. Interleaving Spur vs Input Frequency

Submit Documentation Feedback



typical values are at $T_A = 25$ °C, full temperature range is from $T_{MIN} = -40$ °C to $T_{MAX} = +85$ °C, ADC sampling rate = 625 MSPS, 50% clock duty cycle, AVDD3V = 3 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)



Submit Documentation Feedback


AVDD Supply and Temperature

Copyright © 2016–2017, Texas Instruments Incorporated

DVDD Supply and Temperature




typical values are at $T_A = 25$ °C, full temperature range is from $T_{MIN} = -40$ °C to $T_{MAX} = +85$ °C, ADC sampling rate = 625 MSPS, 50% clock duty cycle, AVDD3V = 3 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)





typical values are at $T_A = 25$ °C, full temperature range is from $T_{MIN} = -40$ °C to $T_{MAX} = +85$ °C, ADC sampling rate = 625 MSPS, 50% clock duty cycle, AVDD3V = 3 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)



Product Folder Links: ADS54J42

Submit Documentation Feedback

Copyright © 2016-2017, Texas Instruments Incorporated

Figure 38. Performance vs Input Clock Duty Cycle



typical values are at $T_A = 25$ °C, full temperature range is from $T_{MIN} = -40$ °C to $T_{MAX} = +85$ °C, ADC sampling rate = 625 MSPS, 50% clock duty cycle, AVDD3V = 3 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)




Figure 39. Performance vs Input Clock Duty Cycle





Figure 40. Power-Supply Rejection Ratio vs **Test Signal on AVDD**



 $f_{IN} = 170 \text{ MHz}, A_{IN} = -1 \text{ dBFS},$ f_{PSRR} = 5 MHz, A_{PSRR}= 50 mV_{PP}, PSRR (AVDD supply) = 51 dB





Figure 42. Common-Mode Rejection Ratio vs Common-Mode Signal






Figure 43. Common-Mode Rejection Ratio FFT





Figure 44. Maximum-Supported Amplitude vs Input Frequency



typical values are at T_A = 25°C, full temperature range is from T_{MIN} = -40°C to T_{MAX} = +85°C, ADC sampling rate = 625 MSPS, 50% clock duty cycle, AVDD3V = 3 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)



NOTE: ADC output amplitude is -1 dBFS, input amplitude is scaled down by the amount of programmed digital gain.

Figure 45. Signal-to-Noise Ratio vs Gain and Input Frequency






Figure 47. Power Consumption vs Sampling Speed




SNR = 72 dBFS, SINAD = 71.8 dBFS, SFDR = 84 dBc, THD = 83 dBc, non HD2, HD3 spur = 98 dBc

Figure 49. FFT for 350-MHz Input Signal in Decimate-by-2 Mode




NOTE: ADC output amplitude is -1 dBFS, input amplitude is scaled down by the amount of programmed digital gain.

Figure 46. Spurious-Free Dynamic Range vs Gain and Input Frequency



SNR = 74.1 dBFS, SINAD = 74.09 dBFS, SFDR = 98 dBc, THD = 93 dBc, non HD2, HD3 spur = 99 dBc

Figure 48. FFT for 185-MHz Input Signal in Decimate-by-2 Mode




SNR = 77.6 dBFS, SINAD = 77.5 dBFS, SFDR = 93 dBc, THD = 92 dBc, non HD2, HD3 spur = 106 dBc

Figure 50. FFT for 10-MHz Input Signal in Decimate-by-4 Mode

Submit Documentation Feedback



typical values are at $T_A = 25$ °C, full temperature range is from $T_{MIN} = -40$ °C to $T_{MAX} = +85$ °C, ADC sampling rate = 625 MSPS, 50% clock duty cycle, AVDD3V = 3 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)





7.10 Typical Characteristics: Contour

typical values are at $T_A = 25$ °C, full temperature range is from $T_{MIN} = -40$ °C to $T_{MAX} = +85$ °C, ADC sampling rate = 625 MSPS, 50% clock duty cycle, AVDD3V = 3 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)




Figure 54. Signal-to-Noise-Ratio with 0-dB Digital Gain




Figure 55. Signal-to-Noise-Ratio with 6-dB Digital Gain



Typical Characteristics: Contour (continued)

typical values are at T_A = 25°C, full temperature range is from T_{MIN} = -40°C to T_{MAX} = +85°C, ADC sampling rate = 625 MSPS, 50% clock duty cycle, AVDD3V = 3 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)




Figure 56. Spurious-Free-Dynamic-Range with 0-dB Digital Gain




Figure 57. Spurious-Free-Dynamic-Range with 6-dB Digital Gain




8 Detailed Description

8.1 Overview

The ADS54J42 is a low-power, wide-bandwidth, 14-bit, 625-MSPS, dual-channel, analog-to-digital converter (ADC). The ADS54J42 employs four interleaving ADCs for each channel to achieve a noise floor of –157 dBFS/Hz. The ADS54J42 uses Tl's proprietary interleaving and dither algorithms to achieve a clean spectrum with a high spurious-free dynamic range (SFDR). The device also offers various programmable decimation filtering options for systems requiring higher signal-to-noise ratio (SNR) and SFDR over a wide range of frequencies.

Analog input buffers isolate the ADC driver from glitch energy generated from the sampling process, simplifying the driving network on-board. The JESD204B interface reduces the number of interface lines with two-lane and four-lane options, allowing a high system integration density. The JESD204B interface operates in subclass 1, which enables multi-chip synchronization with the SYSREF input.

8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated



8.3 Feature Description

8.3.1 Analog Inputs

The ADS54J42 analog signal inputs are designed to be driven differentially. The analog input pins have internal analog buffers that drive the sampling circuit. As a result of the analog buffer, the input pins present a high impedance input across a very-wide-frequency range to the external driving source that enables great flexibility in the external analog filter design and excellent $50-\Omega$ matching for RF applications. The buffer helps isolate the external driving circuit from the internal switching currents of the sampling circuit, resulting in a more consistent SFDR performance across input frequencies.

The common-mode voltage of the signal inputs is internally biased to VCM using $600-\Omega$ resistors, allowing for accoupling of the input drive network. Each input pin (INP, INM) must swing symmetrically between (VCM + 0.475 V) and (VCM – 0.475 V), resulting in a 1.9-V_{PP} (default) differential input swing. The input sampling circuit has a 3-dB bandwidth that extends up to 1.2 GHz. Figure 58 shows an equivalent analog input network diagram.




Figure 58. Analog Input Network



Feature Description (continued)

The input bandwidth shown in Figure 59 is measured with respect to a $50-\Omega$ differential input termination at the ADC input pins.





Figure 59. Transfer Function versus Frequency

8.3.2 DDC Block

The ADS54J42 has an optional DDC block that is enabled through an SPI register write. Each ADC channel is followed by a DDC block consisting of three different decimate-by-2 and decimate-by-4 finite impulse response (FIR) half-band filter options. The different decimation filter options can be selected through SPI programming.

Figure 60 shows the signal processing inside the DDC block of the ADS54J42.



MODO 17 450 05 MIL

(1) In IQ decimate-by-4 mode, the mixer frequency is fixed at $f_{mix} = f_S / 4$. For $f_S = 625$ MSPS and $f_{mix} = 156.25$ MHz.

Figure 60. DDC Block

0.25



Feature Description (continued)


8.3.2.1 Decimate-by-2 Filter

This decimation filter has 41 taps. The stop-band attenuation is approximately 90 dB, and the pass-band flatness is ±0.05 dB. Table 1 lists corner frequencies for the low-pass and high-pass filter options.

Table 1. Corner Frequencies for the Decimate-by-2 Filter

CORNERS (dB)	LOW-PASS	HIGH-PASS
-0.1	0.202 x f _S	0.298 × f _S
-0.5	0.210 x f _S	0.290 × f _S
-1	0.215 x f _S	0.285 x f _S
-3	0.227 x f _S	0.273 × f _S

Figure 61 and Figure 62 show the frequency response of the decimate-by-2 filter from dc to f_S / 2.






8.3.2.2 Decimate-by-4 Filter Using a Digital Mixer

This band-pass decimation filter consists of a digital mixer and three concatenated FIR filters with a combined latency of approximately 28 output clock cycles. The alias band attenuation is approximately 55 dB, and the pass-band flatness is ± 0.1 dB. By default after reset, the band-pass filter is centered at f_S / 16. Using the SPI, the center frequency can be programmed at N × f_S / 16 (where N = 1, 3, 5, or 7). Table 2 lists corner frequencies for two extreme options.

Table 2. Corner Frequencies for the Decimate-by-4 Filter

CORNERS (dB)	CORNER FREQUENCY AT LOWER SIDE (Center Frequency f _S / 16)	CORNER FREQUENCY AT HIGHER SIDE (Center Frequency f _S / 16)
-0.1	0.011 × f _S	0.114 × f _S
-0.5	0.010 × f _S	0.116 × f _S
-1	0.008 × f _S	0.117 × f _S
-3	0.006 × f _S	0.120 × f _S

Figure 63 and Figure 64 show the frequency response of the decimate-by-4 filter for center frequencies f_S / 16 and 3 × f_S / 16 (N = 1 and N = 3, respectively).



8.3.2.3 Decimate-by-4 Filter With IQ Outputs


In this configuration, the DDC block includes a fixed digital $f_{\rm S}$ / 4 mixer. Thus, the IQ pass band is approximately ± 0.11 $f_{\rm S}$, centered at $f_{\rm S}$ / 4. This decimation filter has 41 taps with a latency of approximately 10 output clock cycles. The stop-band attenuation is approximately 90 dB, and the pass-band flatness is ± 0.05 dB. Table 3 lists the corner frequencies for a low-pass, decimate-by-4 IQ filter.

Table 3. Corner Frequencies for a Decimate-by-4 IQ Output Filter

CORNERS (dB)	LOW-PASS
-0.1	0.107 × f _S
-0.5	0.112 × f _S
-1	0.115 × f _S
-3	0.120 × f _S



Figure 65 and Figure 66 show the frequency response of a decimate-by-4 IQ output filter from dc to f_S / 2.



8.3.3 SYSREF Signal

The SYSREF signal is a periodic signal that is sampled by the ADS54J42 device clock and aligns the boundary of the local multi-frame clock inside the data converter. SYSREF is required to be a sub-harmonic of the local multiframe clock (LMFC) internal timing. To meet this requirement, the timing of SYSREF is dependent on the device clock frequency and the LMFC frequency, as determined by the selected DDC decimation and frames per multi-frame settings. TI recommends using a SYSREF signal that is a low-frequency signal ranging from 1 MHz to 5 MHz to reduce coupling to the signal path both on the printed circuit board (PCB) and internal to the device.

The external SYSREF signal must be a sub-harmonic of the internal LMFC clock, as shown in Equation 1 and Table 4.

Where:

•
$$N = 0, 1, 2, \text{ and so forth}$$
 (1)

Table 4. Local Multi-Frame Clock Frequency

LMFS CONFIGURATION	DECIMATION	LMFC CLOCK ⁽¹⁾⁽²⁾
4211		f _S / K
4244	6	(f _S / 4) / K
8224	7)-	(f _S / 4) / K
4222	2x	(f _S / 4) / K
2242	2x	(f _S / 4) / K
2221	4x	(f _S / 4) / K
2441	4x (IQ)	(f _S / 4) / K
4421	4x (IQ)	(f _S / 4) / K
1241	4x	(f _S / 4) / K

⁽¹⁾ K = Number of frames per multi-frame (JESD digital page 6900h, address 06h, bits 4-0).

⁽²⁾ f_S = sampling (device) clock frequency.



For example, if LMFS = 8224, the default value of K is 8+1=9 (the actual value for K = the value set in the SPI register + 1). If the device clock frequency is $f_S = 625$ MSPS, then the local multi-frame clock frequency becomes (625 / 4) / 9 = 17.361111 MHz. The SYSREF signal frequency can be selected as LMFC frequency / 8 = 2.1701389 MHz.

8.3.4 SYSREF Not Present (Subclass 0, 2)

A SYSREF pulse is required by the ADS54J60 to reset internal counters. If SYSREF is not present, (as can be the case in subclass 0 or 2) this pulse can be accomplished by running the register writes listed in Table 5.

Table 5. Internally Pulsing SYSREF Twice Using Register Writes

ADDRESS (HEX)	DATA (HEX)	COMMENT
0-011h	80h	Set the master page
0-054h	80h	Enable manual SYSREF
0-053h	01h	Set SYSREF high
0-053h	00h	Set SYSREF low
0-053h	01h	Set SYSREF high
0-053h	00h	Set SYSREF low

Copyright © 2016–2017, Texas Instruments Incorporated Product Folder Links: *ADS54J42*



8.3.5 Overrange Indication

The ADS54J42 provides a fast overrange indication that can be presented that in the digital output data stream via the SPI configuration. Alternatively, if not used, the SDOUT (pin 11) and PDN (pin 50) pins can be configured via the SPI to output the fast OVR indicator.

The JESD 8b, 10b encoder receives 16-bit data that is formed by 14-bit ADC data padded with two 0s as LSBs. When the FOVR indication is embedded in the output data stream, the LSB of the 16-bit data stream going to the 8b, 10b encoder is replaced, as shown in Figure 67.




Figure 67. Overrange Indication in a Data Stream

8.3.5.1 Fast OVR

The fast OVR is triggered if the input voltage exceeds the programmable overrange threshold and is presented after only 18 clock cycles + t_{PD} (t_{PD} of the gates and buffers is approximately 4 ns), thus enabling a quicker reaction to an overrange event.

The input voltage level at which the overload is detected is referred to as the threshold. The threshold is programmable using the FOVR THRESHOLD bits, as shown in Figure 68. The FOVR is triggered 18 clock cycles + t_{PD} (t_{PD} of the gates and buffers is approximately 4 ns) after the overload condition occurs.




Figure 68. Programming Fast OVR Thresholds

The input voltage level at which the fast OVR is triggered is defined by Equation 2:

Full – Scale
$$\times$$
 [Decimal Value of the FOVR Threshold Bits] / 255

(2)

The default threshold is E3h (227d), corresponding to a threshold of -1 dBFS.

In terms of full-scale input, the fast OVR threshold can be calculated using Equation 3:

Copyright © 2016-2017, Texas Instruments Incorporated

(3)



8.3.6 Power-Down Mode

The ADS54J42 provides a highly-configurable power-down mode. Power-down is enabled using the PDN pin or SPI register writes.

A power-down mask can be configured that allows a trade-off between wake-up time and power consumption in power-down mode. Two independent power-down masks can be configured: MASK 1 and MASK 2 as shown in Table 6. See the master page registers in the *Register Map* section for further details.

Table 6. Register Addresses for Power-Down Modes

REGISTER ADDRESS	COMMENT				REGISTE	ER DATA			
A[7:0] (HEX)		7	6	5	4	3	2	1	0
MASTER PAG	MASTER PAGE (80h)								
20	MASK 1		PDN A	OC CHA			PDN AD	OC CHB	
21	MASK	PDN BUF	FER CHB	PDN BUF	FER CHA	0	0	0	0
23	MASK 2		PDN A	OC CHA		PDN ADC CHB			
24	MASK 2	PDN BUF	FER CHB	PDN BUF	FER CHA	0	0	0	0
26	CONFIG	GLOBAL PDN	OVERRIDE PDN PIN	PDN MASK SEL	0	0	0	0	0
53		0	MASK SYSREF	0	0	0	0	0	0
55		0	0	0	PDN MASK	0	0	0	0

To save power, the device can be put in complete power-down by using the GLOBAL PDN register bit. However, when JESD is required to remain active when putting the device in power-down, the ADC and analog buffer can be powered down by using the PDN ADC CHx and PDN BUFFER CHx register bits after enabling the PDN MASK register bit. The PDN MASK SEL register bit can be used to select between MASK 1 or MASK 2. Table 7 shows the power consumption for different combinations of the GLOBAL PDN, PDN ADC CHx, and PDN BUFF CHx register bits.

Table 7. Power Consumption in Different Power-Down Settings

REGISTER BIT	COMMENT	I _{AVDD3V} (mA)	I _{AVDD} (mA)	I _{DVDD} (mA)	I _{IOVDD} (mA)	TOTAL POWER (W)
Default	After reset, with a full-scale input signal to both channels	247	260	137	382	1.94
GBL PDN = 1	The device is in a complete power-down state	3	6	23	192	0.28
GBL PDN = 0, PDN ADC CHx = 1 (x = A or B)	The ADC of one channel is powered down	206	166	97	367	1.54
GBL PDN = 0, PDN BUFF CHx = 1 (x = A or B)	The input buffer of one channel is powered down	195	258	137	381	1.78
GBL PDN = 0, PDN ADC CHx = 1, PDN BUFF CHx = 1 (x = A or B)	The ADC and input buffer of one channel are powered down	152	166	97	363	1.37
GBL PDN = 0, PDN ADC CHx = 1, PDN BUFF CHx = 1 (x = A and B)	The ADC and input buffer of both channels are powered down	55	70	56	356	0.81



8.4 Device Functional Modes

8.4.1 Device Configuration

The ADS54J42 can be configured by using a serial programming interface, as described in the *Serial Interface* section. In addition, the device has one dedicated parallel pin (PDN) for controlling the power-down mode.

The ADS54J42 supports a 24-bit (16-bit address, 8-bit data) SPI operation and uses paging (see the *Register Maps* section) to access all register bits.

8.4.1.1 Serial Interface

The ADC has a set of internal registers that can be accessed by the serial interface formed by the SEN (serial interface enable), SCLK (serial interface clock), and SDIN (serial interface data) pins, as shown in Figure 69. Legends used in Figure 69 are explained in Table 8. Serially shifting bits into the device is enabled when SEN is low. Serial data on SDIN are latched at every SCLK rising edge when SEN is active (low). The interface can function with SCLK frequencies from 2 MHz down to very low speeds (of a few Hertz) and also with a non-50% SCLK duty cycle.




Figure 69. SPI Timing Diagram

Table 8. SPI Timing Diagram Legend

SPI BITS	DESCRIPTION	BIT SETTINGS
R/W	Read/write bit	0 = SPI write 1 = SPI read back
М	SPI bank access	0 = Analog SPI bank (master and ADC pages) 1 = JESD SPI bank (main digital, JESD analog, and JESD digital pages)
Р	JESD page selection bit	0 = Page access 1 = Register access
СН	SPI access for a specific channel of the JESD SPI bank	0 = Channel A 1 = Channel B By default, both channels are being addressed.
A[11:0]	SPI address bits	_
D[7:0]	SPI data bits	_



Table 9 lists the timing requirements for the serial interface signals in Figure 70.

Table 9. SPI Timing Requirements

		MIN	TYP	MAX	UNIT
f _{SCLK}	SCLK frequency (equal to 1 / t _{SCLK})	> dc		2	MHz
t _{SLOADS}	SEN to SCLK setup time	100			ns
t _{SLOADH}	SCLK to SEN hold time	100			ns
t _{DSU}	SDIN setup time	100			ns
t _{DH}	SDIN hold time	100			ns

8.4.1.2 Serial Register Write: Analog Bank

The analog SPI bank contains two pages (the master and ADC pages). The internal register of the ADS54J42 analog SPI bank can be programmed by:

- 1. Driving the SEN pin low.
- 2. Initiating a serial interface cycle specifying the page address of the register whose content must be written.
 - Master page: write address 0011h with 80h.
 - ADC page: write address 0011h with 0Fh.
- 3. Writing the register content as shown in Figure 70. When a page is selected, multiple writes into the same page can be completed.




Figure 70. Serial Register Write Timing Diagram

Copyright © 2016–2017, Texas Instruments Incorporated Product Folder Links: *ADS54J42*



8.4.1.3 Serial Register Readout: Analog Bank

The content from one of the two analog banks can be read out by:

- 1. Driving the SEN pin low.
- 2. Selecting the page address of the register whose content must be read.
 - Master page: write address 0011h with 80h.
 - ADC page: write address 0011h with 0Fh.
- 3. Setting the R/W bit to 1 and writing the address to be read back.
- 4. Reading back the register content on the SDOUT pin, as shown in Figure 71. When a page is selected, multiple read backs from the same page can be completed.




Figure 71. Serial Register Read Timing Diagram

8.4.1.4 JESD Bank SPI Page Selection

The JESD SPI bank contains four pages (main digital, JESD digital, and JESD analog pages). The individual pages can be selected by:

- 1. Driving the SEN pin low.
- 2. Setting the M bit to 1 and specifying the page with two register writes. Note that the P bit must be set to 0, as shown in Figure 72.
 - Write address 4003h with 00h (LSB byte of the page address).
 - Write address 4004h with the MSB byte of the page address.
 - For the main digital page: write address 4004h with 68h.
 - For the JESD digital page: write address 4004h with 69h.
 - For the JESD analog page: write address 4004h with 6Ah.




Figure 72. SPI Page Selection



8.4.1.5 Serial Register Write: JESD Bank

The ADS54J42 is a dual-channel device and the JESD204B portion is configured individually for each channel by using the CH bit. Note that the P bit must be set to 1 for register writes.

- 1. Drive the SEN pin low.
- 2. Select the JESD bank page. Note that the M bit = 1 and the P bit = 0.
 - Write address 4003h with 00h.
 - Write address 4005h with 01h to enable separate control for both channels.
 - For the main digital page: write address 4004h with 68h.
 - For the JESD digital page: write address 4004h with 69h.
 - For the JESD analog page: write address 4004h with 6Ah.
- 3. Set the M and P bits to 1, select channel A (CH = 0) or channel B (CH = 1), and write the register content as shown in Figure 73. When a page is selected, multiple writes into the same page can be completed.




Figure 73. JESD Serial Register Write Timing Diagram

8.4.1.5.1 Individual Channel Programming

By default, register writes are applied to both channels. To enable individual channel writes, write address 4005h with 01h (default is 00h).

8.4.1.6 Serial Register Readout: JESD Bank

The content from one of the pages of the JESD bank can be read out by:

- 1. Driving the SEN pin low.
- 2. Selecting the JESD bank page. Note that the M bit = 1 and the P bit = 0.
 - Write address 4003h with 00h.
 - Write address 4005h with 01h to enable separate control for both channels.
 - For the main digital page: write address 4004h with 68h.
 - For the JESD digital page: write address 4004h with 69h.
 - For the JESD analog page: write address 4004h with 6Ah.
- 3. Setting the R/W, M, and P bits to 1, selecting channel A or channel B, and writing the address to be read back.
- 4. Reading back the register content on the SDOUT pin; see Figure 74. When a page is selected, multiple read backs from the same page can be completed.







Figure 74. JESD Serial Register Read Timing Diagram

8.4.2 JESD204B Interface

The ADS54J42 supports device subclass 1 with a maximum output data rate of 6.25 Gbps for each serial transmitter.

An external SYSREF signal aligns all internal clock phases and the local multi-frame clock to a specific sampling clock edge, allowing synchronization of multiple devices in a system and minimizing timing and alignment uncertainty. The SYNC input controls the JESD204B SERDES blocks.

Depending on the ADC output data rate, the JESD204B output interface can be operated with either two or four lanes per single ADC, as shown in Figure 75. The JESD204B setup and configuration of the frame assembly parameters is controlled via the SPI interface.




Copyright © 2017, Texas Instruments Incorporated

Figure 75. ADS54J42 Block Diagram

The JESD204B transmitter block shown in Figure 76 consists of the transport layer, the data scrambler, and the link layer. The transport layer maps the ADC output data into the selected JESD204B frame data format. The link layer performs the 8b, 10b data encoding as well as the synchronization and initial lane alignment using the SYNC input signal. Optionally, data from the transport layer can be scrambled.





Copyright © 2017, Texas Instruments Incorporated

Figure 76. JESD204B Transmitter Block

8.4.2.1 JESD204B Initial Lane Alignment (ILA)

The initial lane alignment process is started when the receiving device de-asserts the SYNC signal, as shown in Figure 77. When a logic low is detected on the SYNC input pin, the ADS54J42 starts transmitting comma (K28.5) characters to establish a code group synchronization.

When synchronization is complete, the receiving device asserts the SYNC signal and the ADS54J42 starts the initial lane alignment sequence with the next local multi-frame clock boundary. The ADS54J42 transmits four multi-frames, each containing K frames (K is SPI programmable). Each of the multi-frames contains the frame start and end symbols and the second multi-frame also contains the JESD204 link configuration data.




Figure 77. Lane Alignment Sequence



8.4.2.2 JESD204B Test Patterns

There are three different test patterns available in the transport layer of the JESD204B interface. The ADS54J42 supports a clock output, encoded, and a PRBS ($2^{15} - 1$) pattern. These test patterns are enabled through a SPI register write and are located in the JESD digital page of the JESD bank.

8.4.2.3 JESD204B Frame

The JESD204B standard defines the following parameters:

- L is the number of lanes per link.
- M is the number of converters per device.
- F is the number of octets per frame clock period, per lane.
- S is the number of samples per frame per converter.

8.4.2.4 JESD204B Frame

Table 10 lists the available JESD204B formats and valid ranges for the ADS54J42 when the decimation filter is not used. The ranges are limited by the SERDES lane rate and the maximum ADC sample frequency.

NOTE

The 16-bit data going to the JESD 8b, 10b encoder is formed by padding two 0s as LSBs into the 14-bit ADC data.

Table 10. Default Interface Rates

		_			MINIMUM	M RATES	MAXIMUI	M RATES
L	М	F	S	DECIMATION	SAMPLING RATE (MSPS)	SERDES BIT RATE (Gbps)	SAMPLING RATE (MSPS)	SERDES BIT RATE (Gbps)
4	2	1	1	Not used	250	2.5	625	6.25
4	2	4	4	Not used	250	2.5	625	6.25
8	2	2	4	Not used	500	2.5	625	3.125

NOTE

In the LMFS = 8224 row of Table 11, the sample order in lane DA2 and DA3 are swapped.

The detailed frame assembly is listed in Table 11.

Table 11. Default Frame Assembly

PIN	LMFS = 4211		LMFS		LMFS	= 8224	
DA0			1O			A ₃ [15:8]	A ₃ [7:0]
DA1	A ₀ [7:0]	A ₂ [15:8]	A ₂ [7:0]	A ₃ [15:8]	A ₃ [7:0]	A ₂ [15:8]	A ₂ [7:0]
DA2	A ₀ [15:8]	A ₀ [15:8]	A ₀ [7:0]	A ₁ [15:8]	A ₁ [7:0]	A ₀ [15:8]	A ₀ [7:0]
DA3						A ₁ [15:8]	A ₁ [7:0]
DB0						B ₃ [15:8]	B ₃ [7:0]
DB1	B ₀ [7:0]	B ₂ [15:8]	B ₂ [7:0]	B ₃ [15:8]	B ₃ [7:0]	B ₂ [15:8]	B ₂ [7:0]
DB2	B ₀ [15:8]	B ₀ [15:8]	B ₀ [7:0]	B ₁ [15:8]	B ₁ [7:0]	B ₀ [15:8]	B ₀ [7:0]
DB3			·	·	·	B ₁ [15:8]	B ₁ [7:0]



8.4.2.5 JESD204B Frame Assembly With Decimation

Table 12 lists the available JESD204B formats and valid ranges for the ADS54J42 when enabling the decimation filter. The ranges are limited by the SERDES lane rate (2.5 Gbps to 6.25 Gbps) and the ADC sample frequency (300 MSPS to 625 MSPS).

Table 12. Interface Rates With Decimation Filter

						MINIMUM RATES		MAXIMUM RATES			
L	М	F	s	DECIMATION	DEVICE CLOCK FREQUENCY (MSPS)	OUTPUT SAMPLE RATE (MSPS)	SERDES BIT RATE (Gbps)	DEVICE CLOCK FREQUENCY (MSPS)	OUTPUT SAMPLE RATE (MSPS)	SERDES BIT RATE (Gbps)	
4	4	2	1	4x (IQ)	500	125	2.5	625	156.25	3.125	
4	2	2	2	2x	500	250	2.5	625	312.5	3.125	
2	2	4	2	2x	300	150	3	625	312.5	6.25	
2	2	2	1	4x	500	125	2.5	625	156.25	3.125	
2	4	4	1	4x (IQ)	300	75	3	625	156.25	6.25	
1	2	4	1	4x	300	75	3	625	156.25	6.25	

Table 13 lists the detailed frame assembly with different decimation options.

Table 13. Frame Assembly With Decimation Filter

PIN	LMFS =	4222, 2X ATION	LMFS = 2242, 2X LMFS = 2221, 4 DECIMATION DECIMATION			LMFS = 2441, 4X DECIMATION (IQ)			LMFS = 4421, 4X DECIMATION (IQ)		LMFS = 1241, 4X DECIMATION		X					
DA0	A1 [15:8]	A1 [7:0]										7	AQ0 [15:8]	AQ0 [7:0]				
DA1	A0 [15:8]	A0 [7:0]	A0 [15:8]	A0 [7:0]	A1 [15:8]	A1 [7:0]	A0 [15:8]	A0 [7:0]	AI0 [15:8]	AI0 [7:0]	AQ0 [15:8]	AQ0 [7:0]	Al0 [15:8]	AI0 [7:0]	A0 [15:8]	A0 [7:0]	B0 [15:8]	B0 [7:0]
DA2																		
DA3												V						
DB0	B1 [15:8]	B1 [7:0])	BQ0 [15:8]	BQ0 [7:0]				
DB1	B0 [15:8]	B0 [7:0]	B0 [15:8]	B0 [7:0]	B1 [15:8]	B1 [7:0]	B0 [15:8]	B0 [7:0]	BI0 [15:8]	BI0 [7:0]	BQ0 [15:8]	BQ0 [7:0]	BI0 [15:8]	BI0 [7:0]				
DB2																		
DB3																		

Product Folder Links: ADS54J42

Copyright © 2016-2017, Texas Instruments Incorporated

www.ti.com

Appropriate register bits must be programmed to enable different options when the decimation filter is enabled. Table 14 summarizes all the decimation filter options available in the DDC block, the corresponding JESD link parameters (L, M, F, and S), and the register bits required to be programmed for each option.

Table 14. Program Summary of DDC Modes and JESD Link Configuration (1)(2)

LN	FS O	PTIO	NS		DDC MOD	ES PROGRAMMING				JESD LI	NK (LMFS) PROGR	AMMING		
L	М	F	s	DECIMATION OPTIONS	DEC MODE EN, DECFIL EN ⁽³⁾	DECFIL MODE[3:0] ⁽⁴⁾	JESD FILTER ⁽⁵⁾	JESD MODE(6)	JESD PLL MODE ⁽⁷⁾	LANE SHARE ⁽⁸⁾	DA_BUS_ REORDER ⁽⁹⁾	DB_BUS_ REORDER ⁽¹⁰⁾	BUS_REORDER EN1 ⁽¹¹⁾	BUS_REORDER EN2 ⁽¹²⁾
4	2	1	1	No decimation	00	00	000	100	10	0	00h	00h	0	0
4	2	4	4	No decimation	00	00	000	010	10	0	00h	00h	0	0
8	2	2	4	No decimation (Default after reset)	00	00	000	001	00	0	00h	00h	0	0
4	4	2	1	4X (IQ)	11	0011 (LPF with f _S / 4 mixer)	111	001	00	0	0Ah	0Ah	1	1
4	2	2	2	2X	11	0010 (LPF) or 0110 (HPF)	110	001	00	0	0Ah	0Ah	1	1
2	2	4	2	2X	11	0010 (LPF) or 0110 (HPF)	110	010	10	0	0Ah	0Ah	1	1
2	2	2	1	4X	11	0000, 0100, 1000, or 1100 (all BPFs with different center frequencies).	100	001	00	00	0Ah	0Ah	1	1
2	4	4	1	4X (IQ)	11	0011 (LPF with an f _S / 4 mixer)	111	010	10	0	0Ah	0Ah	1	1
1	2	4	1	4X	11	0000, 0100, 1000, or 1100 (all BPFs with different center frequencies)	100	010	10	1	0Ah	0Ah	1	1

- Keeping the same LMFS settings for both channels is recommended.
- (2) The PULSE RESET register bit must be pulsed after the registers in the main digital page are programmed.
- (3) The DEC MODE EN and DECFIL EN register bits are located in the main digital page, register 04Dh (bit 3) and register 041h (bit 4).
- (4) The DECFIL MODE[3:0] register bits are located in the main digital page, register 041h (bits 5 and 2-0).
- 5) The JESD FILTER register bits are located in the JESD digital page, register 001h (bits 5-3).
- (6) The JESD MODE register bits are located in the JESD digital page, register 001h (bits 2:0).
- (7) The JESD PLL MODE register bits are located in the JESD analog page, register 016h (bits 1-0).
- (8) The LANE SHARE register bit is located in the JESD digital page, register 016h (bit 4).
- (9) The DA_BUS_REORDER register bits are located in the JESD digital page, register 031h (bits 7-0).
- (10) The DB_BUS_REORDER register bits are located in the JESD digital page, register 032h (bits 7-0).
- (11) The BUS_REORDER EN1 register bit is located in the main digital page, register 052h (bit 7).
- (12) The BUS REORDER EN2 register bit is located in the main digital page, register 072h (bit 3).

Copyright © 2016–2017, Texas Instruments Incorporated

Submit Documentation Feedback



8.4.2.5.1 JESD Transmitter Interface

Each of the 6.25-Gbps SERDES JESD transmitter outputs requires ac-coupling between the transmitter and receiver. The differential pair must be terminated with $100-\Omega$ resistors as close to the receiving device as possible to avoid unwanted reflections and signal degradation, as shown in Figure 78.





Figure 78. Output Connection to Receiver

8.4.2.5.2 Eye Diagrams

Figure 79 and Figure 80 show the serial output eye diagrams of the ADS54J42 at 6.25 Gbps and 2.5 Gbps (respectively) with default output voltage swings against the JESD204B mask.



Submit Documentation Feedback

Copyright © 2016–2017, Texas Instruments Incorporated

ADS54J42

www.ti.com

8.5 Register Maps

Figure 81 shows a conceptual diagram of the serial registers.




Figure 81. Serial Interface Registers



8.5.1 Detailed Register Info

The ADS54J42 contains two main SPI banks. The analog SPI bank provides access to the ADC analog blocks and the digital SPI bank controls the interleaving engine and anything related to the JESD204B serial interface. The analog SPI bank is divided into two pages (master and ADC) and the digital SPI bank is divided into three pages (main digital, JESD digital, and JESD analog). Table 15 lists a register map for the ADS54J42.

			Table	e 15. Regist	er Map						
REGISTER ADDRESS				REGIST	ER DATA						
A[11:0] (HEX)	7	6	5	4	3	2	1	0			
GENERAL REG	ISTERS	1	1	1			1	11			
0	RESET	0	0	0	0	0	0	RESET			
3		1	I.	JESD BANK F	PAGE SEL[7:0]		A (2)	I.			
4				JESD BANK P	AGE SEL[15:8]						
5	0	0	0	0	0	0	0	DISABLE BROADCAST			
11				ANALOG BAI	NK PAGE SEL						
MASTER PAGE	ER PAGE (80h)										
20		PDN AI	DC CHA			PDN A	DC СНВ				
21	PDN BUF	FER CHB	PDN BUF	FER CHA	0	0	0	0			
23		PDN AI	DC CHA			PDN A	DC CHB				
24	PDN BUF	FER CHB	PDN BUF	FER CHA	0	0	0	0			
26	GLOBAL PDN	OVERRIDE PDN PIN	PDN MASK SEL	0	0	70	0	0			
39	HIGH FREQ 1	HIGH FREQ 0	0	0	0	0	0	0			
3A	0	HIGH FREQ 2	0	0	0	0	0	0			
4F	0	0	0	0	0	0	0	EN INPUT DC COUPLING			
53	0	MASK SYSREF	0	0	0	0	EN SYSREF DC COUPLING	0			
54	ENABLE MANUAL SYSREF	0	0	0	0	0	0	0			
55	0	0	0	PDN MASK	0	0	0	0			
56	0	0	0	0	0	HIGH FREQ 3	0	0			
59	FOVR CHB	0	ALWAYS WRITE 1	0.0	0	0	0	0			
ADC PAGE (0Ff	1)										
5F				FOVR THRES	SHOLD PROG						
MAIN DIGITAL F	PAGE (6800h)		7/								
0	0	0	0	0	0	0	0	PULSE RESET			
41	0	0	DECFIL MODE[3]	DECFIL EN	0	ı	DECFIL MODE[2:0)]			
42	0	0	0	0	0		NYQUIST ZONE				
43	0	0	0	0	0	0	0	FORMAT SEL			
44	0			I .	DIGITAL GAIN	ll .		I .			
4B	0	0	FORMAT EN	0	0	0	0	0			
4D	0	0	0	0	DEC MODE EN	0	0	0			
4E	CTRL NYQUIST	0	0	0	0	0	0	0			
52	BUS_ REORDER EN1	0	0	0	0	0	0	DIG GAIN EN			
72	0	0	0	0	BUS_ REORDER EN2	0	0	0			
AB	0	0	0	0	0	0	0	LSB SEL EN			
AD	0	0	0	0	0	0	LSB S	ELECT			



Table 15. Register Map (continued)

REGISTER ADDRESS				REGISTI	ER DATA					
A[11:0] (HEX)	7	6	5	4	3	2	1	0		
F7	0	0	0	0	0	0	0	DIG RESET		
JESD DIGITAL I	PAGE (6900h)									
0	CTRL K	0	0	TESTMODE EN	FLIP ADC DATA	LANE ALIGN	FRAME ALIGN	TX LINK DIS		
1	SYNC REG	SYNC REG EN		JESD FILTER			JESD MODE			
2	LIN	K LAYER TESTMO	DDE	LINK LAYER RPAT	LMFC MASK RESET	0	0	0		
3	FORCE LMFC COUNT		ı	MFC COUNT INI	Г		RELEASE I	LANE SEQ		
5	SCRAMBLE EN	0	0	0	0	0	0.5	0		
6	0	0	0		FRAME	S PER MULTI FR	AME (K)			
7	0	0	0	0	SUBCLASS	0	0	0		
16	1	0	0	LANE SHARE	0	0	0	0		
31				DA_BUS_REORDER[7:0]						
32				DB_BUS_REORDER[7:0]						
JESD ANALOG	PAGE (6A00h)									
12			SEL EM	P LANE 1		100	0	0		
13		SEL EN				60	0	0		
14		SEL EM					0	0		
15		SEL EM				2	0	0		
16	0	0 0 0			0	0	JESD PL	L MODE		
17	0	PLL RESET	0	0	0	0	0	0		
1A	0	0	0	0	0	0	FOVR CHA	0		
1B		JESD SWING		0	FOVR CHA EN	0	0	0		



8.5.2 Example Register Writes

This section provides three different example register writes. Table 16 describes a global power-down register write, Table 17 describes the register writes when the default lane setting (eight active lanes per device) is changed to four active lanes (LMFS = 4211), and Table 18 describes the register writes for 2X decimation with four active lanes (LMFS = 4222).

Table 16. Global Power Down

ADDRESS (HEX)	DATA (HEX)	COMMENT
0-011h	80h	Set the master page
0-026h	C0h	Set the global power-down

Table 17. Two Lanes per Channel Mode (LMFS = 4211)

ADDRESS (HEX)	DATA (HEX)	COMMENT
4-004h	69h	Select the JESD digital page
4-003h	00h	Select the JESD digital page
6-001h	02h	Select the digital to 40X mode
4-004h	6Ah	Select the JESD analog page
6-016h	02h	Set the SERDES PLL to 40X mode

Table 18. 2x Decimation (LPF for Both Channels) With Four Active Lanes (LMFS = 4222)

ADDRESS (HEX)	DATA (HEX)	COMMENT				
4-004h	68h	Select the main digital page (6800h)				
4-003h	00h	Select the main digital page (6800h)				
6-041h	12h	et decimate-by-2 (low-pass filter)				
6-04Dh	08h	Enable decimation filter control				
6-072h	08h	BUS_REORDER EN2				
6-052h	80h	BUS_REORDER EN1				
6-000h	01h	Dulas the DIU CE DECET hit (as that as sixted white to the area of sixted page as into effect)				
6-000h	00h	Pulse the PULSE RESET bit (so that register writes to the main digital page go into effect)				
4-004h	69h	Select the JESD digital page (6900h)				
4-003h	00h	Select the JESD digital page (6900h)				
6-031h	0Ah	Output bus reorder for channel A				
6-032h	0Ah	Output bus reorder for channel B				
6-001h	31h	Program the JESD MODE and JESD FILTER register bits for LMFS = 4222				



8.5.3 Register Descriptions

8.5.3.1 General Registers

8.5.3.1.1 Register 0h (address = 0h)

Figure 82. Register 0h

7	6	5	4	3	2	1	0
RESET	0	0	0	0	0	0	RESET
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h


LEGEND: W = Write only; -n = value after reset

Table 19. Register 0h Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESET	W	0h	0 = Normal operation 1 = Internal software reset, clears back to 0
6-1	0	W	0h	Must write 0
0	RESET	W	0h	0 = Normal operation 1 = Internal software reset, clears back to 0

8.5.3.1.2 Register 3h (address = 3h)

Figure 83. Register 3h




LEGEND: R/W = Read/Write; -n = value after reset

Table 20. Register 3h Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	JESD BANK PAGE SEL[7:0]	R/W	Oh	Program these bits to access the desired page in the JESD bank. 6800h = Main digital page selected 6900h = JESD digital page selected 6A00h = JESD analog page selected

8.5.3.1.3 Register 4h (address = 4h)

Figure 84. Register 4h



LEGEND: R/W = Read/Write; -n = value after reset

Table 21. Register 4h Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	JESD BANK PAGE SEL[15:8]	R/W	Oh	Program these bits to access the desired page in the JESD bank. 6800h = Main digital page selected 6900h = JESD digital page selected 6A00h = JESD analog page selected



8.5.3.1.4 Register 5h (address = 5h)

Figure 85. Register 5h

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	DISABLE BROADCAST
W-0h	R/W-0h						


LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 22. Register 5h Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	0	W	0h	Must write 0
0	DISABLE BROADCAST	R/W	0h	0 = Normal operation; channel A and B are programmed as a pair 1 = Channel A and B can be individually programmed based on the CH bit

8.5.3.1.5 Register 11h (address = 11h)

Figure 86. Register 11h



LEGEND: R/W = Read/Write; -n = value after reset


Table 23. Register 11h Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	ANALOG BANK PAGE SEL	R/W	Oh	Program these bits to access the desired page in the analog bank. Master page = 80h ADC page = 0Fh

8.5.3.2 Master Page (080h) Registers

8.5.3.2.1 Register 20h (address = 20h), Master Page (080h)

Figure 87. Register 20h



LEGEND: R/W = Read/Write; -n = value after reset

Table 24. Register 20h Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	PDN ADC CHA	R/W	0h	There are two power-down masks that are controlled via the
3-0	PDN ADC CHB	R/W	Oh	PDN mask register bit in address 55h. The power-down mask 1 or mask 2 are selected via register bit 5 in address 26h. Power-down mask 1: addresses 20h and 21h. Power-down mask 2: addresses 23h and 24h. OFh = Power-down CHB only F0h = Power-down CHA only FFh = Power-down both.



8.5.3.2.2 Register 21h (address = 21h), Master Page (080h)

Figure 88. Register 21h

7	6	5	4	3	2	1	0
PDN BUF	PDN BUFFER CHB PDN BUFFER CI		FER CHA	0	0	0	0
R/V	R/W-0h R/W-0h		V-0h	W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 25. Register 21h Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	PDN BUFFER CHB	R/W	0h	There are two power-down masks that are controlled via the
5-4	PDN BUFFER CHA	R/W	Oh	PDN mask register bit in address 55h. The power-down mask 1 or mask 2 are selected via register address 26h, bit 5. Power-down mask 1: addresses 20h and 21h. Power-down mask 2: addresses 23h and 24h. There are two buffers per channel. One buffer drives two ADC cores PDN BUFFER CHx: 00 = Both buffers of a channel are active. 11 = Both buffers are powered down. 01–10 = Do not use.
3-0	0	W	0h	Must write 0.

8.5.3.2.3 Register 23h (address = 23h), Master Page (080h)

Figure 89. Register 23h

7	6	5	4	3	2	1	0
	PDN A	OC CHA			PDN AI	OC CHB	
	R/V	V-0h			R/V	V-0h	

LEGEND: R/W = Read/Write; -n = value after reset

Table 26. Register 23h Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	PDN ADC CHA	R/W	0h	There are two power-down masks that are controlled via the
3-0	PDN ADC CHB	R/W	Oh	PDN mask register bit in address 55h. The power-down mask 1 or mask 2 are selected via register address 26h, bit 5. Power-down mask 1: addresses 20h and 21h. Power-down mask 2: addresses 23h and 24h. 0Fh = Power-down CHB only. F0h = Power-down CHA only FFh = Power-down both.

8.5.3.2.4 Register 24h (address = 24h), Master Page (080h)

Figure 90. Register 24h

7	6	5	4	3	2	1	0
PDN BUFFER C	НВ	PDN BUFF	FER CHA	0	0	0	0
R/W-0h		R/W	-0h	W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset



Table 27. Register 24h Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	PDN BUFFER CHB	R/W	0h	There are two power-down masks that are controlled via the
5-4	PDN BUFFER CHA	R/W	Oh	PDN mask register bit in address 55h. The power-down mask 1 or mask 2 are selected via register address 26h, bit 5. Power-down mask 1: addresses 20h and 21h. Power-down mask 2: addresses 23h and 24h. Power-down mask 2: addresses 23h and 24h There are two buffers per channel. One buffer drives two ADC cores. PDN BUFFER CHx: 00 = Both buffers of a channel are active 11 = Both buffers are powered down
3-0	0	W	0h	Must write 0.

8.5.3.2.5 Register 26h (address = 26h), Master Page (080h)

Figure 91. Register 26h

7	6	5	4	3	2	1	0
GLOBAL PDN	OVERRIDE PDN PIN	PDN MASK SEL	0	0	0	0	0
R/W-0h	R/W-0h	R/W-0h	W-0h	W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 28. Register 26h Field Descriptions

Bit	Field	Туре	Reset	Description
7	GLOBAL PDN	R/W	Oh	Bit 6 (OVERRIDE PDN PIN) must be set before this bit can be programmed. 0 = Normal operation 1 = Global power-down via the SPI
6	OVERRIDE PDN PIN	R/W	0h	This bit ignores the power-down pin control. 0 = Normal operation 1 = Ignores inputs on the power-down pin
5	PDN MASK SEL	R/W	0h	This bit selects power-down mask 1 or mask 2. 0 = Power-down mask 1 1 = Power-down mask 2
4-0	0	W	0h	Must write 0

8.5.3.2.6 Register 39h (address = 39h), Master Page (080h)

Figure 92. Register 39h

7	6	5	4	3	2	1	0
HIGH FREQ 1	HIGH FREQ 0	0	0	0	0	0	0
R/W-0h	R/W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 29. Register 39h Field Descriptions

Bit	Field	Туре	Reset	Description
7	HIGH FREQ 1	R/W	0h	Set these bits (and the HIGH FREQ[3:2] bits) high when the
6	HIGH FREQ 0	R/W	0h	input frequency > 400 MHz.
5-0	0	W	0h	Must write 0

8.5.3.2.7 Register 3Ah (address = 3Ah), Master Page (080h)

Figure 93. Register 3Ah

7	6	5	4	3	2	1	0
0	HIGH FREQ 2	0	0	0	0	0	0
W-0h	R/W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 30. Register 3Ah Field Descriptions

Bit	Field	Туре	Reset	Description
7	0	W	0h	Must write 0
6	HIGH FREQ 2	R/W	0h	Set this bit (and the HIGH FREQ 3 and HIGH FREQ[1:0] bits) high when the input frequency > 400 MHz.
5-0	0	W	0h	Must write 0



8.5.3.2.8 Register 4Fh (address = 4Fh), Master Page (080h)

Figure 94. Register 4Fh

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	EN INPUT DC COUPLING
W-0h	R/W-0h						

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 31. Register 4Fh Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	0	W	0h	Must write 0
0	EN INPUT DC COUPLING	R/W	Oh	This bit enables dc-coupling between the analog inputs and the driver by changing the internal biasing resistor between the analog inputs and VCM from 600 Ω to 5 k Ω . 0 = The dc-coupling support is disabled 1 = The dc-coupling support is enabled

8.5.3.2.9 Register 53h (address = 53h), Master Page (080h)

Figure 95. Register 53h

7	6	5	4	3	2	1	0
0	MASK SYSREF	0	0	0	0 9	EN SYSREF DC COUPLING	0
W-0h	R/W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 32. Register 53h Field Descriptions

Bit	Field	Туре	Reset	Description							
7	0	W	0h	Must write 0							
6	MASK SYSREF	R/W	0h	0 = Normal operation 1 = Ignores the SYSREF input							
5-2	0	W	0h	Must write 0							
1	EN SYSREF DC COUPLING	R/W	Oh	This bit enables a higher common-mode voltage input on the SYSREF signal (up to 1.6 V). 0 = Normal operation 1 = Enables a higher SYSREF common-mode voltage support							
0	0	W	0h	Must write 0							

8.5.3.2.10 Register 54h (address = 54h, Master Page (080h)

Figure 96. Register 54h

7	6	5	4	3	2	1	0
ENABLE MANUAL SYSREF	0	0	0	0	0	0	0
R/W-0h	W-0h						

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 33. Register 54h Field Descriptions

Bit	Field	Туре	Reset	Description
7	ENABLE MANUAL SYSREF	R/W	0h	This bit enables SYSREF
6-0	0	W	0h	Must write 0



8.5.3.2.11 Register 55h (address = 55h), Master Page (080h)

Figure 97. Register 55h

7	6	5	4	3	2	1	0
0	0	0	PDN MASK	0	0	0	0
W-0h	W-0h	W-0h	R/W-0h	W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 34. Register 55h Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	0	W	0h	Must write 0
4	PDN MASK	R/W	Oh	This bit enables power-down via a register bit. 0 = Normal operation 1 = Power-down is enabled by powering down the internal blocks as specified in the selected power-down mask
3-0	0	W	0h	Must write 0

8.5.3.2.12 Register 56h (address = 56h), Master Page (080h)

Figure 98. Register 56h

7	6	5	4	3	2	1	0
0	0	0	0	0	HIGH FREQ 3	0	0
W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 35. Register 56h Field Descriptions

Bit	Field	Туре	Reset	Description
7-3	0	W	0h	Must write 0
2	HIGH FREQ 3	R/W	0h	Set this bit (and the HIGH FREQ[2:0] bits) high when the input frequency > 400 MHz.
1-0	0	W	0h	Must write 0

8.5.3.2.13 Register 59h (address = 59h), Master Page (080h)

Figure 99. Register 59h

7	6	5	4	3	2	1	0
FOVR CHB	0	ALWAYS WRITE 1	0	0	0	0	0
W-0h	W-0h	R/W-0h	W-0h	W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 36. Register 59h Field Descriptions

Bit	Field	Туре	Reset	Description
7	FOVR CHB	W	0h	This bit outputs the FOVR signal for channel B on the SDOUT pin. 0 = Normal operation 1 = The FOVR signal is available on the SDOUT pin
6	0	W	0h	Must write 0
5	ALWAYS WRITE 1	R/W	0h	Must write 1
4-0	0	W	0h	Must write 0



8.5.3.3 ADC Page (0Fh) Register

8.5.3.3.1 Register 5F (addresses = 5F), ADC Page (0Fh)

Figure 100. Register 5F

7	6	5	4	3	2	1	0
			FOVR THRES	SHOLD PROG			
			R/W	'-E3h			

LEGEND: R/W = Read/Write; -n = value after reset

Table 37. Register 5F Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	FOVR THRESHOLD PROG	R/W		Program the fast OVR thresholds together for channel A and B, as described in the <i>Overrange Indication</i> section.



8.5.3.4 Main Digital Page (6800h) Registers

8.5.3.4.1 Register 0h (address = 0h), Main Digital Page (6800h)

Figure 101. Register 0h

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	PULSE RESET
W-0h	R/W-0h						

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 38. Register 0h Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	0	W	0h	Must write 0
0	PULSE RESET	R/W	0h	This bit must be pulsed after power-up or after configuring registers in the main digital page of the JESD bank. Any register bits in the main digital page (6800h) take effect only after this bit is pulsed; see the <i>Start-Up Sequence</i> section for the correct sequence. $0 = \text{Normal operation} \\ 0 \rightarrow 1 \rightarrow 0 = \text{This bit is pulsed}$

8.5.3.4.2 Register 41h (address = 41h), Main Digital Page (6800h)

Figure 102. Register 41h

7	6	5	4	3	2	1	0
0	0	DECFIL MODE[3]	DECFIL EN	0		DECFIL MODE[2:0]	
W-0h	W-0h	R/W-0h	R/W-0h	W-0h		R/W-0h	

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 39. Register 41h Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	0	W	0h	Must write 0
5	DECFIL MODE[3]	R/W	0h	This bit selects the decimation filter mode. Table 40 lists the bit settings. The decimation filter control (DEC MODE EN, register 4Dh, bit 3) and decimation filter enable (DECFIL EN, register 41h, bit 4) must be enabled.
4	DECFIL EN	R/W	0h	This bit enables the digital decimation filter. 0 = Normal operation, full rate output 1 = Digital decimation enabled
3	0	W	0h	Must write 0
2-0	DECFIL MODE[2:0]	R/W	0h	These bits select the decimation filter mode. Table 40 lists the bit settings. The decimation filter control (DEC MODE EN, register 4Dh, bit 3) and decimation filter enable (DECFIL EN, register 41h, bit 4) must be enabled.

Table 40. DECFIL MODE Bit Settings

BITS (5, 2-0)	FILTER MODE	DECIMATION
0000	Band-pass filter centered on 3 × f _S / 16	4X
0100	Band-pass filter centered on 5 x f _S / 16	4X
1000	Band-pass filter centered on 1 x f _S / 16	4X
1100	Band-pass filter centered on 7 x f _S / 16	4X
0010	Low-pass filter	2X
0110	High-pass filter	2X
0011	Low-pass filter with f _S / 4 mixer	4X (IQ)



8.5.3.4.3 Register 42h (address = 42h), Main Digital Page (6800h)

Figure 103. Register 42h

7	6	5	4	3	2	1	0		
0	0	0	0	0		NYQUIST ZONE			
W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h				

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 41. Register 42h Field Descriptions

Bit	Field	Туре	Reset	Description
7-3	0	W	0h	Must write 0
2-0	NYQUIST ZONE	R/W	Oh	The Nyquist zone must be selected for proper interleaving correction. Nyquist refers to the device clock / 2. For a 625-MSPS device clock, the Nyquist frequency is 312.5 MHz. The CTRL NYQUIST register bit (register 4Eh, bit 7) must also be set. 000 = First Nyquist zone (0 MHz to 312.5 MHz) 001 = Second Nyquist zone (312.5 MHz to 625 MHz) 010 = Third Nyquist zone (625 MHz to 937.5 MHz) All others = Not used

8.5.3.4.4 Register 43h (address = 43h), Main Digital Page (6800h)

Figure 104. Register 43h

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	FORMAT SEL
W-0h	R/W-0h						

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 42. Register 43h Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	0	W	0h	Must write 0
0	FORMAT SEL	R/W		This bit changes the output format. Set the FORMAT EN bit to enable control using this bit. 0 = Twos complement 1 = Offset binary

8.5.3.4.5 Register 44h (address = 44h), Main Digital Page (6800h)

Figure 105. Register 44h

7	6	5	4	3	2	1	0
0				DIGITAL GAIN			
R/W-0h				R/W-0h			

LEGEND: R/W = Read/Write; -n = value after reset

Table 43. Register 44h Field Descriptions

Bit	Field	Туре	Reset	Description
7	0	R/W	0h	Must write 0
6-0	DIGITAL GAIN	R/W	0h	These bits set the digital gain setting. The DIG GAIN EN register bit (register 52h, bit 0) must be enabled to use these bits. Gain in dB = 20log (digital gain / 32). 7Fh = 127 equals a digital gain of 9.5 dB.



8.5.3.4.6 Register 4Bh (address = 4Bh), Main Digital Page (6800h)

Figure 106. Register 4Bh

7	6	5	4	3	2	1	0
0	0	FORMAT EN	0	0	0	0	0
W-0h	W-0h	R/W-0h	W-0h	W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 44. Register 4Bh Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	0	W	0h	Must write 0
5	FORMAT EN	R/W	Oh	This bit enables control for data format selection using the FORMAT SEL register bit. 0 = Default, output is in twos complement format 1 = Output is in offset binary format after the FORMAT SEL bit is set
4-0	0	W	0h	Must write 0

8.5.3.4.7 Register 4Dh (address = 4Dh), Main Digital Page (6800h)

Figure 107. Register 4Dh

7	6	5	4	3	2	1	0
0	0	0	0	DEC MOD EN	0	0	0
W-0h	W-0h	W-0h	W-0h	R/W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 45. Register 4Dh Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	0	W	0h	Must write 0
3	DEC MOD EN	R/W	0h	This bit enables control of the decimation filter mode via the DECFIL MODE[3:0] register bits. 0 = Default 1 = Decimation mode control is enabled
2-0	0	W	0h	Must write 0



8.5.3.4.8 Register 4Eh (address = 4Eh), Main Digital Page (6800h)

Figure 108. Register 4Eh

7	6	5	4	3	2	1	0
CTRL NYQUIST	0	0	0	0	0	0	0
R/W-0h	W-0h						

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 46. Register 4Eh Field Descriptions

Bit	Field	Туре	Reset	Description
7	CTRL NYQUIST	R/W	0h	This bit enables selecting the Nyquist zone using register 42h, bits 2-0. 0 = Selection disabled 1 = Selection enabled
6-0	0	W	0h	Must write 0

8.5.3.4.9 Register 52h (address = 52h), Main Digital Page (6800h)

Figure 109. Register 52h

7	6	5	4	3	2	1	0
BUS_REORDER EN1	0	0	0	0	0	0	DIG GAIN EN
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 47. Register 52h Field Descriptions

Bit	Field	Туре	Reset	Description
7	BUS_REORDER EN1	R/W	0h	Must write 1 in DDC mode only.
6-1	0	W	0h	Must write 0
0	DIG GAIN EN	R/W	0h	This bit enables selecting the digital gain for register 44h. 0 = Digital gain disabled 1 = Digital gain enabled

8.5.3.4.10 Register 72h (address = 72h), Main Digital Page (6800h)

Figure 110. Register 72h

7	6	5	4	3	2	1	0
0	0	0	0	BUS_REORDER EN2	0	0	0
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 48. Register 72h Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	0	W	0h	Must write 0
3	BUS_REORDER EN2	R/W	0h	Must write 1 in DDC mode only.
2-0	0	W	0h	Must write 0



8.5.3.4.11 Register ABh (address = ABh), Main Digital Page (6800h)

Figure 111. Register ABh

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	LSB SEL EN
W-0h	R/W-0h						

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 49. Register ABh Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	0	W	0h	Must write 0
0	LSB SEL EN	R/W	Oh	This bit enables control for the LSB SELECT register bit. 0 = Default 1 = LSB of the 16-bit data (14-bit ADC data padded with two 0s as the LSBs) can be programmed as fast OVR using the LSB SELECT register bit.

8.5.3.4.12 Register ADh (address = ADh), Main Digital Page (6800h)

Figure 112. Register ADh

7	6	5	4	3	2	1	0
0	0	0	0	0	0 6	LSB SE	LECT
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-	-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 50. Register ADh Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	0	W	0h	Must write 0
1-0	LSB SELECT	R/W	Oh	These bits enable the output of the FOVR flag instead of the output data LSB. Ensure that the LSB SEL EN register bit is set to 1. 00 = Output is 16-bit data (14-bit ADC data padded with two 0s as the LSBs) 11 = The LSB of the 16-bit output data is replaced by the FOVR information for each channel

8.5.3.4.13 Register F7h (address = F7h), Main Digital Page (6800h)

Figure 113. Register F7h

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	DIG RESET
W-0h							

LEGEND: W = Write only; -n = value after reset

Table 51. Register F7h Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	0	W	0h	Must write 0
0	DIG RESET	W	0h	This bit is the self-clearing reset for the digital block and does not include interleaving correction. 0 = Normal operation 1 = Digital reset



8.5.3.5 JESD Digital Page (6900h) Registers

8.5.3.5.1 Register 0h (address = 0h), JESD Digital Page (6900h)

Figure 114. Register 0h

7	6	5	4	3	2	1	0
CTRL K	0	0	TESTMODE EN	FLIP ADC DATA	LANE ALIGN	FRAME ALIGN	TX LINK DIS
R/W-0h	W-0h	W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 52. Register 0h Field Descriptions

Bit	Field	Туре	Reset	Description
7	CTRL K	R/W	0h	This bit is the enable bit for a number of frames per multi-frame. 0 = Default is five frames per multi-frame 1 = Frames per multi-frame can be set in register 06h
6-5	0	W	0h	Must write 0
4	TESTMODE EN	R/W	Oh	This bit generates the long transport layer test pattern mode, as per section 5.1.6.3 of the JESD204B specification. 0 = Test mode disabled 1 = Test mode enabled
3	FLIP ADC DATA	R/W	0h	0 = Normal operation 1 = Output data order is reversed: MSB to LSB.
2	LANE ALIGN	R/W	Oh	This bit inserts the lane alignment character (K28.3) for the receiver to align to the lane boundary, as per section 5.3.3.5 of the JESD204B specification. 0 = Normal operation 1 = Inserts lane alignment characters
1	FRAME ALIGN	R/W	Oh	This bit inserts the lane alignment character (K28.7) for the receiver to align to the lane boundary, as per section 5.3.3.5 of the JESD204B specification. 0 = Normal operation 1 = Inserts frame alignment characters
0	TX LINK DIS	R/W	0h	This bit disables sending the initial link alignment (ILA) sequence when SYNC is de-asserted. 0 = Normal operation 1 = ILA disabled

Copyright © 2016–2017, Texas Instruments Incorporated Product Folder Links: *ADS54J42*



8.5.3.5.2 Register 1h (address = 1h), JESD Digital Page (6900h)

Figure 115. Register 1h

7	6	5	4	3	2	1	0
SYNC REG	SYNC REG EN		JESD FILTER			JESD MODE	
R/W-0h	R/W-0h		R/W-0h			R/W-01h	

LEGEND: R/W = Read/Write; -n = value after reset

Table 53. Register 1h Field Descriptions

Bit	Field	Туре	Reset	Description
7	SYNC REG	R/W	Oh	This bit is the register control for the sync request. 0 = Normal operation 1 = ADC output data are replaced with K28.5 characters; the SYNC REG EN register bit must also be set to 1
6	SYNC REG EN	R/W	0h	This bit enables register control for the sync request. 0 = Use the SYNC pin for sync requests 1 = Use the SYNC REG register bit for sync requests
5-3	JESD FILTER	R/W	Oh	These bits and the JESD MODE bits set the correct LMFS configuration for the JESD interface. The JESD FILTER setting must match the configuration in the decimation filter page. 000 = Filter bypass mode See Table 54 for valid combinations for register bits JESD FILTER along with JESD MODE.
2-0	JESD MODE	R/W	01h	These bits select the number of serial JESD output lanes per ADC. The JESD PLL MODE register bit located in the JESD analog page must also be set accordingly. 001 = Default after reset(Eight active lanes) See Table 54 for valid combinations for register bits JESD FILTER along with JESD MODE.

Table 54. Valid Combinations for JESD FILTER and JESD MODE Bits

REGISTER BIT JESD FILTER	REGISTER BIT JESD MODE	DECIMATION FACTOR	NUMBER OF ACTIVE LANES PER DEVICE
000	100	No decimation	Four lanes are active
000	010	No decimation	Four lanes are active
000	001	No decimation (default after reset)	Eight lanes are active
111	001	4X (IQ)	Four lanes are active
110	001	2X	Four lanes are active
110	010	2X	Two lanes are active
100	001	4X	Two lanes are active
111	010	4X (IQ)	Two lanes are active
100	010	4X	One lane is active



8.5.3.5.3 Register 2h (address = 2h), JESD Digital Page (6900h)

Figure 116. Register 2h

7	6	5	4	3	2	1	0
LINK	LAYER TEST	//ODE	LINK LAYER RPAT	LMFC MASK RESET	0	0	0
	R/W-0h		R/W-0h	R/W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 55. Register 2h Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	LINK LAYER TESTMODE	R/W	Oh	These bits generate a pattern as per section 5.3.3.8.2 of the JESD204B document. 000 = Normal ADC data 001 = D21.5 (high-frequency jitter pattern) 010 = K28.5 (mixed-frequency jitter pattern) 011 = Repeat initial lane alignment (generates a K28.5 character and continuously repeats lane alignment sequences) 100 = 12-octet RPAT jitter pattern All others = Not used
4	LINK LAYER RPAT	R/W	0h	This bit changes the running disparity in the modified RPAT pattern test mode (only when the link layer test mode = 100). 0 = Normal operation 1 = Changes disparity
3	LMFC MASK RESET	R/W	0h	This bit masks the LMFC reset coming to the digital block. 0 = LMFC reset is not masked 1 = Ignore the LMFC reset request
2-0	0	W	0h	Must write 0

Product Folder Links: ADS54J42

Copyright © 2016–2017, Texas Instruments Incorporated



8.5.3.5.4 Register 3h (address = 3h), JESD Digital Page (6900h)

Figure 117. Register 3h

7	6	5	4	3	2	1	0
FORCE LMFC COUNT			LMFC COUNT IN	IIT		RELEASE	ILANE SEQ
R/W-0h			R/W-0h			R/\	N-0h

LEGEND: R/W = Read/Write; -n = value after reset

Table 56. Register 3h Field Descriptions

Bit	Field	Туре	Reset	Description
7	FORCE LMFC COUNT	R/W	0h	This bit forces the LMFC count. 0 = Normal operation 1 = Enables using a different starting value for the LMFC counter
6-2	MASK SYSREF	R/W	Oh	When SYSREF transmits to the digital block, the LMFC count resets to 0 and K28.5 stops transmitting when the LMFC count reaches 31. The initial value that the LMFC count resets to can be set using LMFC COUNT INIT. In this manner, the receiver can be synchronized early because the LANE ALIGNMENT SEQUENCE is received early. The FORCE LMFC COUNT register bit must be enabled.
1-0	RELEASE ILANE SEQ	R/W	Oh	These bits delay the generation of the lane alignment sequence by 0, 1, 2, or 3 multi-frames after the code group synchronization. $00 = 0$ $01 = 1$ $10 = 2$ $11 = 3$

8.5.3.5.5 Register 5h (address = 5h), JESD Digital Page (6900h)

Figure 118. Register 5h

7	6	5	4	3	2	1	0
SCRAMBLE EN	0	0	0	0	0	0	0
R/W-Undefined	W-0h						

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 57. Register 5h Field Descriptions

Bit	Field	Туре	Reset	Description
7	SCRAMBLE EN	R/W		This bit is the scramble enable bit in the JESD204B interface. 0 = Scrambling disabled 1 = Scrambling enabled
6-0	0	W	0h	Must write 0



8.5.3.5.6 Register 6h (address = 6h), JESD Digital Page (6900h)

Figure 119. Register 6h

7	6	5	4	3	2	1	0
0	0	0		FRAME	S PER MULTI FR	AME (K)	
W-0h	W-0h	W-0h			R/W-8h		

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 58. Register 6h Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	0	W	0h	Must write 0
4-0	FRAMES PER MULTI FRAME (K)	R/W	8h	These bits set the number of multi-frames. Actual K is the value in hex + 1 (that is, 0Fh is K = 16).

8.5.3.5.7 Register 7h (address = 7h), JESD Digital Page (6900h)

Figure 120. Register 7h

7	6	5	Λ	3	2	1	0
0	0	0	0	SUBCLASS	0	0	0
W-0h	W-0h	W-0h	W-0h	R/W-1h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 59. Register 7h Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	0	W	0h	Must write 0
3	SUBCLASS	R/W	1h	This bit sets the JESD204B subclass. 000 = Subclass 0 is backward compatible with JESD204A 001 = Subclass 1 deterministic latency using the SYSREF signal
2-0	0	W	0h	Must write 0

8.5.3.5.8 Register 16h (address = 16h), JESD Digital Page (6900h)

Figure 121. Register 16h

7	6	5	4	3	2	1	0
1	0	0	LANE SHARE	0	0	0	0
W-1h	W-0h	R/W-0h	W-0h	W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 60. Register 16h Field Descriptions

Bit	Field	Туре	Reset	Description
7	1	W	1h	Must write 1
6-5	0	W	0h	Must write 0
4	LANE SHARE	R/W	Oh	When using decimate-by-4, the data of both channels are output over one lane (LMFS = 1241). 0 = Normal operation (each channel uses one lane) 1 = Lane sharing is enabled, both channels share one lane (LMFS = 1241)
3-0	0	W	0h	Must write 0



8.5.3.5.9 Register 31h (address = 31h), JESD Digital Page (6900h)

Figure 122. Register 31h

7	6	5	4	3	2	1	0			
	DA_BUS_REORDER[7:0]									
	R/W-0h									

LEGEND: R/W = Read/Write; -n = value after reset

Table 61. Register 31h Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	DA_BUS_REORDER[7:0]	R/W		Use these bits to program output connections between data streams and output lanes in decimate-by-2 and decimate-by-4 mode. Table 14 lists the supported combinations of these bits.

8.5.3.5.10 Register 32h (address = 32h), JESD Digital Page (6900h)

Figure 123. Register 32h

7	6	5	4	3	2	1	0			
DB_BUS_REORDER[7:0]										
			R/W-	-0h						

LEGEND: R/W = Read/Write; -n = value after reset

Table 62. Register 32h Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	DB_BUS_REORDER[7:0]	R/W		Use these bits to program output connections between data streams and output lanes in decimate-by-2 and decimate-by-4 mode. Table 14 lists the supported combinations of these bits.



8.5.3.6 JESD Analog Page (6A00h) Registers

8.5.3.6.1 Registers 12h-5h (addresses = 12h-5h), JESD Analog Page (6A00h)

Figure 124. Register 12h

7	6	5	4	3	2	1	0
SEL EMP LANE 1							0
R/W-0h						W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Figure 125. Register 13h

7	6	5	4	3	2	1	0
SEL EMP LANE 0						0	0
R/W-0h						W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Figure 126. Register 14h

7	6	5	4	3	2	1	0
		SEL EM	P LANE 2			0	0
		R/V	V-0h			W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Figure 127. Register 15h

7	6	5	4	3	2	1	0
		SEL EMP	P LANE 3			0	0
		R/W	/-0h			W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 63. Registers 12h-15h Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	SEL EMP LANE	R/W	Oh	Selects the amount of de-emphasis for the JESD output transmitter. The de-emphasis value in dB is measured as the ratio between the peak value after the signal transition to the settled value of the voltage in one bit period. 000000 = 0 dB 000001 = -1 dB 000011 = -2 dB 000111 = -4.1 dB 001111 = -6.2 dB 011111 = -8.2 dB 111111 = -11.5 dB
1-0	0	W-0h	0h	Must write 0



8.5.3.6.2 Register 16h (address = 16h), JESD Analog Page (6A00h)

Figure 128. Register 16h

7	6	5	4	3	2	1	0
0	0	0	0	0	0	JESD PL	L MODE
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/V	V-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 64. Register 16h Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	0	W	0h	Must write 0
1-0	JESD PLL MODE	R/W	Oh	These bits select the JESD PLL multiplication factor and must match the JESD MODE setting. 00 = 20X mode 01 = Not used 10 = 40X mode 11 = Not used Refer to Table 14 for Programming Summary of DDC modes and JESD Link Configuration.

8.5.3.6.3 Register 17h (address = 17h), JESD Analog Page (6A00h)

Figure 129. Register 17h

7	6	5	4	3	2	1	0
0	PLL RESET	0	0	0	0	0	0
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 65. Register 17h Field Descriptions

	Bit	Field	Туре	Reset	Description
	7	0	W	0h	Must write 0
	6	PLL RESET	R/W	0h	Pulse this bit after powering up the device; see Table 68. $0 = Default$ $0 \to 1 \to 0 = The PLL RESET bit is pulsed.$
Ī	5-0	0	W	0h	Must write 0

8.5.3.6.4 Register 1Ah (address = 1Ah), JESD Analog Page (6A00h)

Figure 130. Register 1Ah

7	6	5	4	3	2	1	0
0	0	0	0	0	0	FOVR CHA	0
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 66. Register 1Ah Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	0	W	0h	Must write 0
1	FOVR CHA	R/W	Oh	This bit outputs the FOVR signal for channel A on the PDN pin. FOVR CHA EN (register 1Bh, bit 3) must be enabled for this bit to function. 0 = Normal operation 1 = The FOVR signal of channel A is available on the PDN pin
0	0	W	0h	Must write 0



8.5.3.6.5 Register 1Bh (address = 1Bh), JESD Analog Page (6A00h)

Figure 131. Register 1Bh

7	6	5	4	3	2	1	0
	JESD SWING		0	FOVR CHA EN	0	0	0
	R/W-0h		W-0h	R/W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 67. Register 1Bh Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	JESD SWING	R/W	Oh	These bits select the output amplitude V_{OD} (mV _{PP}) of the JESD transmitter (for all lanes). 0 = 860 mV _{PP} 1 = 810 mV _{PP} 2 = 770 mV _{PP} 3 = 745 mV _{PP} 4 = 960 mV _{PP} 5 = 930 mV _{PP} 6 = 905 mV _{PP} 7 = 880 mV _{PP}
4	0	W	0h	Must write 0
3	FOVR CHA EN	R/W	0h	This bit enables overwrites of the PDN pin with the FOVR signal from channel A. 0 = Normal operation 1 = PDN is overwritten
2-0	0	W	0h	Must write 0

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Start-Up Sequence

The steps described in Table 68 are recommended as the power-up sequence with the ADS54J42 in 20x mode (LMFS = 8224).

www.ti.com

Table 68. Initialization Sequence

STEP	SEQUENCE	DESCRIPTION	PAGE BEING PROGRAMMED	COMMENT
1	Power-up the device	Bring up IOVDD to 1.15 V before applying power to DVDD. Bring up DVDD to 1.9 V, AVDD to 1.9 V, and AVDD3V to 3 V.		See the <i>Power Sequencing and Initialization</i> section for power sequence requirements.
		Hardware reset		
		Apply a hardware reset by pulsing pin 48 (low \rightarrow high \rightarrow low).		A hardware reset clears all registers to their default values.
		Register writes are equivalent to a hardware reset.		
		Write address 0-000h with 81h.	Conoral register	Reset registers in the ADC and master pages of the analog bank.
2	Reset the device	Write address 0-000h with 8 m.	General register	This bit is a self-clearing bit.
2	Reset the device	Write address 4-001h with 00h and address 4-002h with 00h.	Unused page	Clear any unwanted content from the unused pages of the JESD bank.
		Write address 4-003h with 00h and address 4-004h with 68h.	-	Select the main digital page of the JESD bank.
		Write address C OFTh with O4h for channel A		Use the DIG RESET register bit to reset all pages in the JESD bank.
		Write address 6-0F7h with 01h for channel A.	Main digital page (JESD bank)	This bit is a self-clearing bit.
		Write address 6-000h with 01h, then address 6-000h with 00h.	(OZOB Ballit)	Pulse the PULSE RESET register bit for channel A.
		Write address 0-011h with 80h.		Select the master page of the analog bank.
	Performance modes	Write address 0-059h with 20h.		Set the ALWAYS WRITE 1 bit.
3		Write address 0-039h with C0h. Write address 0-03Ah with 40h. Write address 0-056h with 04h.	Master page (analog bank)	HIGH FREQ[3:0]. Set these register bits for better SFDR when input frequency > 400 MHz.
		Default register writes for DDC modes and JESD link configuration (LMFS 8224).	
		Write address 4-003h with 00h and address 4-004h with 69h.		Select the JESD digital page.
		Write address 6-000h with 80h.	JESD	Set the CTRL K bit for both channels by programming K according to the SYSREF signal later on in the sequence.
		JESD link is configured with LMFS = 8224 by default with no decimation.	digital page (JESD bank)	See Table 14 for configuring the JESD digital page registers for the desired LMFS and programming appropriate DDC mode.
		Write address 4-003h with 00h and address 4-004h with 6Ah.	_	Select the JESD analog page.
4	Program desired registers for decimation options and JESD link configuration	JESD link is configured with LMFS = 8224 by default with no decimation.	JESD	See Table 14 for configuring the JESD analog page registers for the desired LMFS and programming appropriate DDC mode.
	OLOD IIIIK COMINGUICION	Write address 6-017h with 40h.	analog page (JESD bank)	PLL reset.
		Write address 6-017h with 00h.	(OLOD Barik)	PLL reset.
		Write address 4-003h with 00h and address 4-004h with 68h.	_	Select the main digital page.
		JESD link is configured with LMFS = 8224 by default with no decimation.	Main digital page	See Table 14 for configuring the main digital page registers for the desired LMFS and programming appropriate DDC mode.
		Write address 6-000h with 01h and address 6-000h with 00h.	(JESĎ bank)	Pulse the PULSE RESET register bit. All settings programmed in the main digital page take effect only after this bit is pulsed.



www.ti.com

Table 68. Initialization Sequence (continued)

STEP	SEQUENCE	DESCRIPTION	PAGE BEING PROGRAMMED	COMMENT
	Set the value of K and the	Write address 4-003h with 00h and address 4-004h with 69h.	_	Select the JESD digital page.
5	SYSREF signal frequency accordingly	Write address 6-006h with XXh (choose the value of K).	JESD digital page (JESD bank)	See the SYSREF Signal section to choose the correct frequency for SYSREF.
		Pull the SYNCB pin (pin 63) low.		Transmit K28.5 characters.
6	JESD lane alignment	Pull the SYNCB pin high.	_	After the receiver is synchronized, initiate an ILA phase and subsequent transmissions of ADC data.



9.1.2 Hardware Reset

Figure 132 and Table 69 show the timing for a hardware reset.




Figure 132. Hardware Reset Timing Diagram

Table 69. Timing Requirements for Figure 132

		MIN	TYP	MAX	UNIT
t ₁	Power-on delay: delay from power-up to an active high RESET pulse	1			ms
t ₂	Reset pulse duration: active high RESET pulse duration	10			ns
t ₃	Register write delay from RESET disable to SEN active	100			ns

9.1.3 SNR and Clock Jitter

The signal-to-noise ratio (SNR) of the ADC is limited by three different factors: quantization noise, thermal noise, and jitter, as shown in Equation 4. The quantization noise is typically not noticeable in pipeline converters and is 86 dBFS for a 14-bit ADC. The thermal noise limits SNR at low input frequencies, and the clock jitter sets SNR for higher input frequencies.

$$SNR_{ADC}[dBc] = -20log \sqrt{\left(10^{\frac{SNR_{Quantization Noise}}{20}}\right)^{2} + \left(10^{\frac{SNR_{Thermal Noise}}{20}}\right)^{2} + \left(10^{\frac{SNR_{Jitter}}{20}}\right)^{2}}$$
(4)

The SNR limitation resulting from sample clock jitter can be calculated by Equation 5:

$$SNR_{Jitter}[dBc] = -20log(2\pi \times f_{in} \times T_{Jitter})$$
(5)

The total clock jitter (T_{Jitter}) has two components: the internal aperture jitter (130 fs) that is set by the noise of the clock input buffer, and the external clock jitter. T_{Jitter} can be calculated by Equation 6:

$$T_{Jitter} = \sqrt{\left(T_{Jitter, Ext_Clock_Input}\right)^2 + \left(T_{Aperture_ADC}\right)^2}$$
(6)

External clock jitter can be minimized by using high-quality clock sources, jitter cleaners, and band-pass filters at the clock input. A faster clock slew rate also improves the ADC aperture jitter.



The ADS54J42 has a thermal noise of approximately 71.1 dBFS and an internal aperture jitter of 120 f_S . SNR (depending on the amount of external jitter for different input frequencies) is shown in Figure 133.





Figure 133. SNR versus Input Frequency and External Clock Jitter

Copyright © 2016–2017, Texas Instruments Incorporated Product Folder Links: *ADS54J42*



9.2 Typical Application

The ADS54J42 is designed for wideband receiver applications demanding excellent dynamic range over a large input frequency range. Figure 134 shows a typical schematic for an ac-coupled receiver.



NOTE: GND = AGND and DGND are connected in the PCB layout.

Figure 134. AC-Coupled Receiver




Typical Application (continued)

9.2.1 Design Requirements

9.2.1.1 Transformer-Coupled Circuits

Typical applications involving transformer-coupled circuits are discussed in this section. Transformers (such as ADT1-1WT or WBC1-1) can be used up to 300 MHz to achieve good phase and amplitude balances at the ADC inputs. When designing dc-driving circuits, the ADC input impedance must be considered. Figure 135 and Figure 136 show the impedance ($Z_{IN} = R_{IN} \parallel C_{IN}$) across the ADC input pins.



By using the simple drive circuit of Figure 137, uniform performance can be obtained over a wide frequency range. The buffers present at the analog inputs of the device help isolate the external drive source from the switching currents of the sampling circuit.




Figure 137. Input Drive Circuit

9.2.2 Detailed Design Procedure


For optimum performance, the analog inputs must be driven differentially. This architecture improves common-mode noise immunity and even-order harmonic rejection. TI recommends using a small resistor (5- Ω to 10- Ω) in series with each input pin to damp out ringing caused by package parasitics, as shown in Figure 137.



Typical Application (continued)

9.2.3 Application Curves

Figure 138 and Figure 139 show the typical performance at 170 MHz and 230 MHz, respectively.



10 Power Supply Recommendations

The device requires a 1.15-V nominal supply for IOVDD, a 1.9-V nominal supply for DVDD, a 1.9-V nominal supply for AVDD, and a 3-V nominal supply for AVDD3V. For detailed information regarding the operating voltage minimum and maximum specifications of different supplies, see the *Recommended Operating Conditions* table.

10.1 Power Sequencing and Initialization

Figure 140 shows the suggested power-up sequencing for the device. Note that the 1.15-V IOVDD supply must rise before the 1.9-V DVDD supply. If the 1.9-V DVDD supply rises before the 1.15-V IOVDD supply, then the internal default register settings may not load properly. The other supplies (the 3-V AVDD3V and the 1.9-V AVDD), can come up in any order during the power sequence. The power supplies can ramp up at any rate and there is no hard requirement for the time delay between the IOVDD ramp up to the DVDD ramp-up (which can be in orders of microseconds, but is recommended to be a few milliseconds).



Power Sequencing and Initialization (continued)




Figure 140. Power Sequencing for the ADS54Jxx Family of Devices

11 Layout


11.1 Layout Guidelines

The device evaluation module (EVM) layout can be used as a reference layout to obtain the best performance. A layout diagram of the EVM top layer is provided in Figure 141. The *ADS54J42EVM User's Guide* provides a complete layout of the EVM. Some important points to remember during board layout are:

- Analog inputs are located on opposite sides of the device pinout to ensure minimum crosstalk on the package level. To minimize crosstalk onboard, the analog inputs must exit the pinout in opposite directions (as illustrated in Figure 141) as much as possible.
- In the device pinout, the sampling clock is located on a side perpendicular to the analog inputs to minimize coupling between the inputs. This configuration is also maintained in Figure 141 as much as possible.
- Keep digital outputs away from the analog inputs. When these digital outputs exit the pinout, the digital output
 traces must not be kept parallel to the analog input traces because this configuration can result in coupling
 from the digital outputs to the analog inputs and degrade performance. All digital output traces to the receiver
 (such as a field-programmable gate arrays (FPGAs) or application-specific integrated circuits (ASICs)) must
 be matched in length to avoid skew among outputs.
- At each power-supply pin (AVDD, DVDD, or AVDDD3V), keep a 0.1-μF decoupling capacitor close to the device. A separate decoupling capacitor group consisting of a parallel combination of 10-μF, 1-μF, and 0.1-μF capacitors can be kept close to the supply source.



11.2 Layout Example



Copyright © 2017, Texas Instruments Incorporated

Figure 141. ADS54J42EVM Layout



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- ADS54J20 Dual-Channel, 12-Bit, 1.0-GSPS, Analog-to-Digital Converter
- ADS54J60 Dual-Channel, 16-Bit, 1.0-GSPS Analog-to-Digital Converter
- ADS54J40 Dual-Channel, 14-Bit, 1.0-GSPS Analog-to-Digital Converter
- ADS54J66 Quad-Channel, 14-Bit, 500-MSPS ADC With Integrated DDC
- ADS54J69 Dual-Channel, 16-Bit, 500-MSPS, Analog-to-Digital Converter
- ADS54J42EVM

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agrees that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their systems and products, and have full and exclusive responsibility to assure the safety of their products and compliance of their products (and of all TI products used in or for such Designers' products) with all applicable regulations, laws and other applicable requirements. Designers represent that, with respect to their applications, they have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designers agree that prior to using or distributing any systems that include TI products, they will thoroughly test such systems and the functionality of such TI products as used in such systems.

Tl's provision of reference designs and any other technical, applications or design advice, quality characterization, reliability data or other information or services does not expand or otherwise alter Tl's applicable published warranties or warranty disclaimers for Tl products, and no additional obligations or liabilities arise from Tl providing such reference designs or other items.

Designers are authorized to use, copy and modify any individual TI reference design only in connection with the development of end products that include the TI product(s) identified in that reference design. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of the reference design or other items described above may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS AND OTHER ITEMS DESCRIBED ABOVE ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNERS AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS AS DESCRIBED IN A TI REFERENCE DESIGN OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.