

Orderable: EVM_orderable	Designed for:Example	Mod. Date: 1/17/2019
TID #: N/A	Project Title: DAC8742H-PAFF Discrete Loop Powered Transmi	
Number: DAC8742H-PAFF Rev: E1	Sheet Title:	
SVN Rev: Version control disabled	Assembly Variant:[No Variations]	Sheet:2 of 3
Drawn By:	File: DAC8740H_PAFF.SchDoc	Size: B
Engineer:	Contact: http://www.ti.com/support	

Texas Instruments
http://www.ti.com

Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	Top Overlay				
2	Top Solder	Solder Resist	0.40mil	3.5	
3	Top Layer	Copper	1.40mil		
4	Dielectric1	FR-4	59.20mil	4.8	
5	Power	Copper	1.42mil		
6	Dielectric 2		10.00mil	4.2	
7	GND Layer	Copper	1.42mil		
8	Dielectric 3		5.00mil	4.2	
9	Bottom Layer	Copper	1.40mil		
10	Bottom Solder	Solder Resist	0.40mil	3.5	
11	Bottom Overlay				

DESIGN INFORMATION

MIN. TRACK WIDTH: 8 MIL
MIN. CLEARANCE: 0.2 mm
MIN. VIA PAD SIZE: 24 MIL
MINIMUM ANNULAR RING 0.05mm (2MIL) EXTERNAL
PER IPC-D-275 CLASS 2 LEVEL C
REGISTRATION TOLERANCES: METAL +/- 5 MIL, HOLES +/- 3 MIL
HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- 3 MIL

MATERIAL:
[ ] FR-408 [X] FR-4 High Tg [ ] OTHER
THICKNESS: [X] 62 MIL (1.6mm) +/-10% [ ] OTHER
TOLERANCE: [X] ANSI IPC-6012 TYPE 3 CLASS 2
[ ] OTHER +/-
BOW & TWIST: [X] ANSI IPC-6012 TYPE 3 CLASS 2
[ ] OTHER +/-

DRILLING:
REFERENCE: [X] AS SHOWN [X] NC_DRILL FILES
PTH COPPER THICKNESS: [X] 20-30 um [ ] OTHER

BOARD FINISH:
SILKSCREEN: [X] TOP [X] BOTTOM
SILKSCREEN COLOR: [X] WHITE [ ] OTHER
SOLDER RESIST COLOR: [X] GREEN [ ] OTHER
[X] MATTE [ ] SEMI-GLOSS

SURFACE FINISH: [X] IMMERSION GOLD (ENIG) [ ] ENEPIG
[ ] IMM. TIN/SILVER OR EQUIV [ ] OTHER

ARRAY/PANEL: [ ] CUT AND TRIM PER M1 BOARD OUTLINE
[ ] N.C. ROUTE [X] V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBS TO MEET OR EXCEED THE REQUIREMENTS OF:
[X] ANSI IPC-A-600F CLASS -> [ ] 1 [X] 2 [ ] 3
[X] RoHS [ ] OTHER PER ORDER
ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:
MICROSECTION: [ ] YES
BARE BOARD ELEC. TEST: [ ] NONE [X] REQUIRED [ ] PER ORDER

ZZ1 ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
ZZ2 ■ These assemblies are ESD sensitive, ESD precautions shall be observed.
ZZ3 ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
ZZ4 ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.



1000.00mil

COMPONENTS MARKED 'DNP' SHOULD NOT BE POPULATED
ASSEMBLY VARIANT: [No Variations]

TEXAS INSTRUMENTS

PROJECT TITLE: DAC8742H-PAFF Discrete Loop Powered Transmitter
DESIGNED FOR: Example
FILE NAME: DAC8740H_PAFF_PCB.PcbDoc

ENGINEER:	LAYOUT BY:
SCALE: 1.00	ALTIUM DESIGNER VERSION: 16.1.12.290



Orderable: EVM_orderable	Designed for:Example	Mod. Date: 1/16/2019
TID #: N/A	Project Title: DAC8742H-PAFF Discrete Loop Powered Transmi	
Number: DAC8742H-PAFF Rev: E1	Sheet Title:	
SVN Rev: Version control disabled	Assembly Variant:[No Variations]	Sheet:2 of 3
Drawn By:	File: MSP430_Schematic.SchDoc	Size: B
Engineer:	Contact: http://www.ti.com/support	

Texas Instruments
http://www.ti.com



Orderable: EVM_orderable	Designed for:Example	Mod. Date: 1/17/2019
TID #: N/A	Project Title: DAC8742H-PAFF Discrete Loop Powered Transmi	
Number: DAC8742H-PAFF Rev: E1	Sheet Title:	
EVM Rev: Version control disabled	Assembly Variant:[No Variations]	Sheet:2 of 3
Drawn By:	File: MSP432_Schematic.SchDoc	Size: B
Engineer:	Contact: http://www.ti.com/support	

Texas Instruments
http://www.ti.com