





SPI BUS MSP432<->DAC8742H




Series LDO for Testing (not to be populated)



$$I_{avg} = (REF/R15) * (R19/R20)$$

$$I_{mod} = (V_{mod}/R18) * (R19/R20)$$





A

B

C

D

Z21 ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
Z22 ■ These assemblies are ESD sensitive, ESD precautions shall be observed.
Z23 ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
Z24 ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.



COMPONENTS MARKED 'DNP' SHOULD NOT BE ORDERED. 3B TOM QJUH8 '94Q' Q3XRAM 2T434049M0J
ASSEMBLY VARIANT: [No Variations] [noitsniV oM] :TNAIRAU YJBM322A

ROB - HASBROKE - 1000.00mil	13	BOARD NAME - DAC8742H-PAFFE1-	E1	SUN 3008: MAR 08 08:31:00
LAYER NAME = TOP OVERLAY	TID #:	N/A	A/V	# DIT
PLOT NAME = TOP OVERLAY	GENERATED	11/12/2013	12:40:28 PM	TEXASINSTRUMENTS

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	Top Overlay				
2	Top Solder	Solder Resist	0.40mil	3.5	
3	Top Layer	Copper	1.40mil		
4	Dielectric 1	FR-4	59.20mil	4.8	
5	Power	Copper	1.42mil		
6	Dielectric 2		10.00mil	4.2	
7	GND Layer	Copper	1.42mil		
8	Dielectric 3		5.00mil	4.2	
9	Bottom Layer	Copper	1.40mil		
10	Bottom Solder	Solder Resist	0.40mil	3.5	
11	Bottom Overlay				

DESIGN INFORMATION

MIN. TRACK WIDTH: 8_MIL
MIN. CLEARANCE: 0.2 mm
MIN. VIA PAD SIZE: 24_MIL
MINIMUM ANNULAR RING 0.05mm (2MIL) EXTERNAL
PER IPC-D-275 CLASS 2 LEVEL C
REGISTRATION TOLERANCES: METAL +/- 5_MIL, HOLES +/- 3_MIL
HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- 3_MIL

MATERIAL:
☐ FR-408 ☒ FR-4 High Tg ☐ OTHER
THICKNESS: ☒ 62 MIL (1.6mm) +/-10% ☐ OTHER
TOLERANCE: ☒ ANSI IPC-6012 TYPE 3 CLASS 2
☐ OTHER +/-
BOW & TWIST: ☒ ANSI IPC-6012 TYPE 3 CLASS 2
☐ OTHER +/-

DRILLING:
REFERENCE: ☒ AS SHOWN ☒ NC_DRILL FILES
PTH COPPER THICKNESS: ☒ 20-30 um ☐ OTHER

BOARD FINISH:
SILKSCREEN: ☒ TOP ☒ BOTTOM
SILKSCREEN COLOR: ☒ WHITE ☐ OTHER
SOLDER RESIST COLOR: ☒ GREEN ☐ OTHER
☒ MATTE ☐ SEMI-GLOSS
SURFACE FINISH: ☒ IMMERSION GOLD (ENIG) ☐ ENIG
☐ IMM. TIN/SILVER OR EQUIV ☐ OTHER

ARRAY/PANEL:
☐ CUT AND TRIM PER M1 BOARD OUTLINE
☐ N.C. ROUTE ☒ V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF:
☒ ANSI IPC-A-600F CLASS -> ☐ 1 ☒ 2 ☐ 3
☒ RoHS ☐ OTHER PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:
MICROSECTION: ☐ YES
BARE BOARD ELEC. TEST: ☐ NONE ☒ REQUIRED ☐ PER ORDER



PROJECT TITLE:
DAC8742H-PAFF Discrete Loop Powered Transmitter

DESIGNED FOR:
Example

FILE NAME:
DAC8740H_PAFF_PCB.PcbDoc

ENGINEER:
LAYOUT BY:

SCALE: 1.00

ALTIM DESIGNER VERSION:
16.1.12.290

A

B

C

D

Transmitter

