

Table 10. Internal Reference Settling Time

REFOUT CAPACITOR	SETTLING ERROR	SETTLING TIME (ms)
1 μ F	0.01%	4.5
10 μ F	0.001%	5.9
10 μ F	0.01%	4.9
47 μ F	0.001%	6.3
47 μ F	0.01%	5.5
47 μ F	0.001%	7.0

TEST HEADER REMOVE FOR PRODUCTION


If gain is needed to measure a single-ended signal, the PGA must be enabled. In this case, a bipolar supply is required for the ADS114S08 to meet the input voltage requirement of the PGA.

If gain is needed to measure a single-ended signal, the PGA must be enabled. In this case, a bipolar supply is required for the ADS114S08 to meet the input voltage requirement of the PGA.


AGND GND TIED UNDER ADC

5.1 Designing a Multi-Channel 4-20mA Analog Input Module

Analog Front-End (I)



PGA Gain	AMP-AN	AMP-AN	AMP-AN	Power Dissipation	V _{max}
1	10.25V	10.25V	10.25V	1.25W	2.5V
2	11.25V	11.25V	11.25V	1.25W	2.5V
4	16.25V	16.25V	16.25V	0.625W	0.625V
8	31.25V	31.25V	31.25V	0.3125W	0.3125V
16	61.25V	61.25V	61.25V	0.15625W	0.15625V
32	121.25V	121.25V	121.25V	0.078125W	0.078125V



If gain is needed to measure a single-ended signal, the PGA must be enabled. In this case, a bipolar supply is required for the ADS114S08 to meet the input voltage requirement of the PGA.

If gain is needed to measure a single-ended signal, the PGA must be enabled. In this case, a bipolar supply is required for the ADS114S08 to meet the input voltage requirement of the PGA.

3 WIRE RTD INPUTS

Title: RTD INPUTS		STERIS Corporation 5960 Heistley Road Mansfield, Ohio 44906	
VARIATION: MANCHESTER 2.0		Revision: A	
Drawn By: VVLACH	Approved By: [Signature]	DATE: 7/10/23	Sheet 10 of 12
Check By: [Signature]	None	File: 10_RTD_INPUTS.SchDoc	7/7/2023
Size: D	DWG # 11052551	Revision: A	MULTI BOARD # None

