Texas Instruments Incorporated
Military Products Department
Military High Reliability Integrated Circuits
Processing Conformance Report

			Proce	essing Conforman	ce Report		
Device Type: <u>ADC12D1600CC</u> SMD: <u>N/A</u> Processing Type: <u>CLASS V</u>	CMLS			PCR Lot Number: <u>ST</u> Device Description:	<u>M294480</u>		
Assembly Location: <u>GDA</u> Wafer Lot#: <u>VM02B5HK</u>			Week: <u>06</u> Qtr: <u>4Q</u>	Lot Window: Die Rev: A	W/F Code: GH		
Wafer #: 2	fuller Lot Dr	10 code real. <u>2011</u>	Qu. <u>40</u>	<u> </u>	in coue. on		
Integrated Circuits referenced above have received th SCREEN	e following processing per recorder METHOD	d lot history. (MIL-STD-883)					
INTERNAL VISUAL PRECAP	2010	CONDITION A (100X)					
INTERNAL VISUAL PRECAP	2010	CONDITION A (40X)					
INTERNAL VISUAL PRECAP	2010	CONDITION A (L/A)					
Wafer Number(s) used in Production: TEMPERATURE CYCLING	<u>2</u> 1010	CONDITION C					
CENTRIFUGE	2001	CONDITION E, Y1 PLANE					
PIND TEST	2020	CONDITION A					
□ RADIOGRAPHY	2012	MONITOR OR 100%					
INTERIM ELECTRICAL TEST		25c DC / FUNCTIONAL					
BURN IN	1015	TEMP (°C) 150		TIME (Hrs) 240			
		······ (•) <u>····</u>		· · · · · · · · · · · · · · · · · · ·			
FINAL ELECTRICAL TEST TEMP	■ 25c ■ 125c ■ -55c ■						
TEST PROGRAM #(s)	ADC12D16QMLLFRB1	ADC12D16QML FHB1	ADC12	2D16QML FCB1			
■ HERMETICITY FINE LEAK GROSS LEAK	1014	CONDITION A OR B CONDITION C					
EXTERNAL VISUAL	2009	(100%)					
EXTERNAL VISUAL	2009	(L/A)					
QUALITY CONFORMANCE ATTRIBUTE DATA SUBGROUP	GROUP "A " SUMMARY TEST & TEMP	SAMPLE SIZE					
☑ A-1/4/7	DC ELECTRICAL - AMBIENT						
A-2/5/8	DC ELECTRICAL - MAXIMUN						
A-3/6/8	DC ELECTRICAL - MINIMUM	116 OR 100%					
☑ A-9	AC ELECTRICAL - AMBIENT	116 OR 100%					
☑ A-10	AC ELECTRICAL - MAXIMUM	1 116 OR 100%					
A-11	AC ELECTRICAL - MINIMUM						
Device Lead-Finish complies with MIL-PRF-38535 A.3.5.6.3 Microcircuit finishes: "Finishes of all external leads or terminals and all external package elements shall conform to either A.3.5.6.3.2 or A.3.5.6.3 microcircuit finishes: "Finishes of all external finish, is prohibited both internally and externally. The tin content of solder shall not exceed 97 precent. This shall balloyed with audious of 3 percent lead by weight. SOLDER PROCESSING DATE (IF APPLICABLE): NOTE: The following documents MUST be pulled and sent with each lot. (A copy to be placed in each box) 1) PROCESS CONFORMANCE REPORT 2) GENERIC GROUP D QCI SUMMARY REPORT 3) GENERIC GROUP D QCI SUMMARY REPORT 4) WAFER LOT ACCEPTANCE REPORT THE WAFER LOT USED IN THIS ASSEMBLY LOT.							
Prepared By: Eulalia Alvarez Date:	12/10/2013						
QCI Group B - Lot #: <u>STM294480</u> QCI Group C - Lot #: <u>STM294480</u> QCI Group D - Lot #: <u>STM294480</u> QCI Group E - Lot #: Wafer Lot Accept - Lot #: <u>VM02B5HK</u>	Date Code: 1206 Date Code: 1206 Date Code: 1206 Wafer Lot #: Wafer Lot #: VM02B5H	K	MCG	376CGA 81 376CGA	Lead Finish: Wafer Lot Date Code: Lead Finish:	1D	

Group B Summary Report					
Lot Number: STM294480 Date Code: 2012-06 Test Start: 12/09/2012 Pin: 376		Device Name: ADC12D1600CCMLS Assembly Site: GDA Test Complete: 12/14/2012 Package: CGA		Lead Finish: A Package Family: GROU	P 21
66666 Sub-Group	Test	Method	Sample Size	Rejects / Data	Notes
B2	RESISTANCE TO SOLVENTS	TM2015	3	0	1
B3	SOLDERABILITY	TM2003	3	0	1
B5	BOND STRENGTH	2011	4	0	1
B5	B5 DIE ATTACH STRENGTH		4	0	
Notes: 1. Resistance to solvents testing 1. 22 leads / 3 packages minimum. No 1. 15 wires / 4 units minimum	required only on devices using inks or paints as a n t required for solder columns	narking medium.			

Comments: B5 tested with no columns. B2 and B3 tested with columns Prepared By: Eulalia Alvarez

Prepared By Email: Eulalia.Alvarez@ti.com

Prepare Date: 12/10/2013

Group C Sum	mary Report					
	Lot Number: STM294480 Lot Date Code: 2012-06 Parent Die: ADC12D500 Pin: 376 Test Start: 10/16/2012	Device Name: ADC12D1600CCMLS Wafer Lot Date Code: 2011-4Q-A-GH Die Attach: QMI Package: CGA Test Complete: 11/28/2012			Assembly Site: GE Wafer Lot Number: VN Window: 4Q MCG: 81	
	Test Steady-state life test Endpoint Electrical Test 00 hours/125C or equivalent. (If greater than 1,000 hours/125C ente lectrical testing in accordance with device test specification.	Method 1005 er actual conditions into comments below)	Sample Size	45	Rejects / Data 0 0	Notes 1 2
Comments:	Prepared By: Eulalia Alvarez	Prepared By Email: Eulalia.Alvarez@ti.com	ı		Prepare Date: 10/	09/2015

Date Cod Test Sta Pi	r: STM294480 e: 2012-06 t: 12/03/2012 n: 376 v: 06 2012 to 42 2012	Asse	vice Name: ADC12D1600CCMLS embly Site: GDA Complete: 12/16/2012 Package: CGA		Lead Finish: A Package Family: GROU	JP 21		
66666 Sub-C	froup	Test	Method	Sample Size	Rejects / Data	Notes		
D1	Physical Dimensions		2016	15	0			
D2	Lead Integrity		2004 and 2028	45	0	1		
D2	Seal (Fine and Gross)		1014		0			
D3	Thermal Shock		1011	15	0	2		
D3	Temperature Cycle		1010		0	3		
D3	Moisture Resistance		1004		0			
D3	Visual Examination		1004 and 1010		0			
D3	Seal (Fine and Gross)		1014		0			
D3	End-point electrical to	est			0	4		
D4	Mechanical Shock		2002	15	0	5		
D4	Vibration, Variable F	req	2007		0	6		
D4	Constant acceleration	-	2001		0	7		
D4	Seal (Fine and Gross)		1014		0			
D4	Visual Examination		1010 and 1011		0			
D4	End-point electrical to	est			0	4		
D5	Salt Atmosphere		1009	15	0	10		
D5	Visual Inspection		1009		0			
D5	Seal (Fine and Gross)		1014		0			
D6	Internal water vapor		1018	3 (5)	0(1)	8		
D7	Adhesion of lead finis	sh	2025	15	0	9		
D8	Lid Torque		2024	5	0	11		
	devices, 45 leads total. For PGA and rigi	d leads use Condition B1 or Method	d 2028. For LCCC packages only, use	e condition D and SS of 15 based on th	e number of pads tested from 3	devices minimum.		
Condition B, 15 cycles.								
Condition C, 100 cycles								
	ng in accordance with device test specific	cation.						
Condition B.								
Condition A.								
7. Condition E (20KG) Y								
	ng in accordance with device test specifi	cation.						
10. Condition A.								
8. 5000 PPM and 100C. Sample size is 3/0 or 5/1.								
9. 15 leads, not performed for LCCC. Any deviations to test methods or conditions, such as centrifuge, will be specificed in the device travler.								
 Glass Frit Seal Only - 	N/A for MMT Assembly.							

Comments: D6 tested with no columns D1, D3, D4, D5 tested with columns on. D7 and D8 not applicable Prepared By: Eulalia Alvarez@ti.com Prepared By: Eulalia Alvarez@ti.com

Prepare Date: 12/10/2013

	Lot Number: VM02B5HK Wafer Lot Date Code: 2006-4Q-A-GH Parent Die: ADC12D500A Test Start: 12/03/2012	Device Name: ADC12 Wafer Lot Number: VM021 Lead Finish: A Test Complete: 12/10/2	В5НК	MCG: 8	31
Sub-Group	Test	Method	Sample Size	Rejects / Data	Notes
WLA-1	Wafer Thickness	5007	2 wafers/lot	0	1
WLA-2	Metallization Thickness	5007	1 wafer/lot	0	2
WLA-3	Thermal Stablility	5007	1 wafer/lot	0	2,3
WLA-4	SEM Inspection Lot Acceptance	2018	2 wafers/lot	0	2
WLA-4	Lab Performing Analysis:			SVA	
WLA-5	Glassivation Thickness	1005	1 wafer/lot	0	2
WLA-6	Gold Backing Thickness	1005	1 wafer/lot	0	2,4
WLA-7	Steady-state life test	1005		0	5
WLA-7	Endpoint Electrical Test	2003	45	0	6
Notes: 1. This test is n	ot required when the finished wafer design thickness is greater than	10 mils before backgrind.			
	for this wafer lot may be used.	5			
Applicable to all lin	ear, all MOS, all bipolar digital operating at 10V or more. (VFB/V	[/C-V]			
4. Gold backed wafers					
5.1,000 hours/125C o					
	testing in accordance with device test specification				
····					

Comments:

Prepared By: a0411966

Prepared By Email:

Prepare Date: 12/18/2012