



**SECTION A: EXPERIMENTS DONE (1. RAMP SIGNAL AS INPUT with 40mV)**

**Test signal: chB-ramp-5MHz-40mv**




SIGNAL DISTORTION IN HISTOGRAM FOR THE ADC VOLTAGE RANGE




**SECTION A: EXPERIMENTS DONE (2. RAMP SIGNAL AS INPUT with 400mV)**

**Test signal: chB-ramp-5MHz-400mv**




# Test signal histogram: chB-ramp-5MHz-400mv




**SECTION A: EXPERIMENTS DONE (3. WHITE NOISE SIGNAL AS INPUT)**


**Test signal**



# SIGNAL DISTORTION IN HISTOGRAM FOR THE ADC VOLTAGE RANGE







# Zoomed-in picture of the distortion observed





# SECTION B: ADC POWER SUPPLY

## ADS540x\_Part2




Place All decoupling and buck caps as close as possible to IC power pins.

Place 0.1uF decoupling cap as close as possible to IC VCM pin.






# SECTION C: ADC INPUT DIFFERENTIAL DRIVER CIRCUIT



Differential Input from external system

Differential Input into ADC Channel B

## SECTION D: ADC CLOCK GENERATOR CIRCUIT



**OSC\_VCC1V8 is generated from a separate high PSRR LDO and not shared with ADC. However, shares a common ground with the ADC.**

Place Crystal X1 as close as possible to IC clock pins.

