



ADC_CLKGEN


Silk:- 50MHz ADC Clock




Route as 100ohm Differential

Place 100 ohms very near to Transformer


Route as 100ohm Differential



Place all components near to ADCLK948




NOTE 12



Place close to ADCLK948
Place all the Caps as close to the device as possible


Please refer page 21 in datasheet for layout recommendations



Route as 100ohm Differential

DRN BY	08MAY2015	CoreEi Technologies (I) Pvt. Ltd. #21, 7th Main, I Block, Koramangala, Bangalore - 560034, India
DATE	11MAY2015	
CHKD BY		Title
DATE		ADc_CLKGEN_MGT_ONBOARD_CLK
APPD BY		Size
DATE		Document
PROPRIETARY INFORMATION No dissemination or use allowed without prior written permission		Sheet 8 of 27 Rev 0.5
Date: Thursday, September 21, 2017		


ADC1_AVDD Generation



Place all the Caps as close to the device as possible


Please refer page 21 in datasheet for layout recommendations

Silk:-ADC1 Ele IF Input



Route as A 50ohm Differential

ADC1_DRVDD Generation




Place all capacitors very close to module. Provide a 2" Square PCB heat sink plane

ADC1_INTERFACE

NOTE 6

Route as a 100 ohm Differential







ADS61B29

- [16] ADC1_RESET
- [16] ADC1_SCLK
- [12] ADC1_SEN_n
- [12] ADC1_SDATAn

Place decaps very close to the supply pins of ADS61B29


Route as a 100 ohm Differential



ADC2_INTERFACE

NOTE 7

Route as a 100 ohm Differential







ADS61B29


- [12] ADC2_RESET
- [12] ADC2_SCLK
- [16] ADC2_SEN_n
- [12] ADC2_SDATAn

Place decaps very close to the supply pins of ADS61B29

Route as a 100 ohm Differential




ADC2_AVDD Generation



Place all the Caps as close to the device as possible


Please refer page 21 in datasheet for layout recommendations

Silk:-ADC2 Az IF Input



Route as A 50ohm Differential


ADC2_DRVDD Generation




Place all capacitors very close to module. Provide a 2" Square PCB heat sink plane

DRN BY	08MAY2015	CoreEI Technologies (I) Pvt. Ltd. #21, 7th Main, I Block, Koramangala, Bangalore - 560034, India
DATE	08MAY2015	
CHKD BY	11MAY2015	Title
DATE	11MAY2015	ADC1_ADC2_INTERFACE
APPD BY		Size
DATE		Document
PROPRIETARY INFORMATION No dissemination or use allowed without prior written permission		Rev
Date: Thursday, September 21, 2017		Sheet 9 of 27

ADC3_AVDD Generation




Silk:-ADC3 SLB IF I/P



Route as A 50ohm Differential


ADC3_DRVDD Generation






ADC3_INTERFACE

NOTE 8


Route as a 100 ohm Differential




Place decaps very close to the supply pins of ADS61B29



ADC4_AVDD Generation



Silk:-ADC4 SLC IF I/P




Route as A 50ohm Differential




ADC4_INTERFACE

NOTE 9


Route as a 100 ohm Differential






Place decaps very close to the supply pins of ADS61B29



ADC4_DRVDD Generation




DRN BY	DATE	08MAY2015	CoreEI Technologies (I) Pvt. Ltd. #21, 7th Main, I Block, Koramangala, Bangalore - 560034, India
CHKD BY	DATE	11MAY2015	
APPD BY	DATE		
PROPRIETARY INFORMATION No dissemination or use allowed without prior written permission			
DATE	DATE	Thursday, September 21, 2017	
Title		ADC3_ADC4_INTERFACE	
Size		Document	
C		Sheet 10 of 27	
Rev		0.5	




ADC5_INTERFACE

NOTE 10


Route as a 100 ohm Differential



Route as a 100 ohm Differential




Place decaps very close to the supply pins of ADS61B29




ADC6_INTERFACE

NOTE 11





Route as a 100 ohm Differential











Route as a 100 ohm Differential



Place decaps very close to the supply pins of ADS61B29



DRN BY	DATE	CHKD BY	DATE	APPD BY	DATE	PROPRIETARY INFORMATION	Size	Document	Rev
	08MAY2015		11MAY2015			No dissemination or use allowed without prior written permission	C	ADC5_ADC6_INTERFACE	0.5
<p>CoreEI Technologies (I) Pvt. Ltd. #21, 7th Main, I Block, Koramangala, Bangalore - 560034, India</p>							<p>Thursday, September 21, 2017</p>		11 of 27



DRN BY	08MAY2015	CoreEi Technologies (I) Pvt. Ltd. #21, 7th Main, I Block, Koramangala, Bangalore - 560034, India	
DATE	11MAY2015		
CHKD BY			
DATE			
APPD BY			
DATE		Title	FPGA_ADC_LVTTLL_INTERFACE_1
PROPRIETARY INFORMATION No dissemination or use allowed without prior written permission		Size	Document
Date: Thursday, September 21, 2017		Sheet	12 of 27
		Rev	0.5