Sam
Buy Buy Technical Documents

# ADS54J60 Dual-Channel, 16-Bit, 1.0-GSPS Analog-to-Digital Converter <br> Draft Cycle 16, 12/22/2016 

## 1 Features

- 16-Bit Resolution, Dual-Channel, 1-GSPS ADC
- Noise Floor: $-159 \mathrm{dBFS} / \mathrm{Hz}$
- Spectral Performance ( $\mathrm{f}_{\mathrm{N}}=170 \mathrm{MHz}$ at -1 dBFS ):
- SNR: 70 dBFS
- NSD: $-157 \mathrm{dBFS} / \mathrm{Hz}$
- SFDR: 86 dBc (Including Interleaving Tones)
- SFDR: 89 dBc (Except HD2, HD3, and Interleaving Tones)
- Spectral Performance ( $\mathrm{f}_{\mathrm{N}}=350 \mathrm{MHz}$ at -1 dBFS ):
- SNR: 67.5 dBFS
- NSD: - $154.5 \mathrm{dBFS} / \mathrm{Hz}$
- SFDR: 75 dBc
- SFDR: 85 dBc (Except HD2, HD3, and Interleaving Tones)
- Channel Isolation: 100 dBc at $\mathrm{f}_{\mathrm{I}}=170 \mathrm{MHz}$
- Input Full-Scale: 1.9 V PP
- Input Bandwidth ( 3 dB ): 1.2 GHz
- On-Chip Dither
- Integrated Wideband DDC Block
- JESD204B Interface with Subclass 1 Support:
- 2 Lanes per ADC at 10.0 Gbps
- 4 Lanes per ADC at 5.0 Gbps
- Support for Multi-Chip Synchronization
- Power Dissipation: 1.35 W/Ch at 1 GSPS
- Package: 72-Pin VQFNP ( $10 \mathrm{~mm} \times 10 \mathrm{~mm}$ )


## 2 Applications

- Radar and Antenna Arrays
- Broadband Wireless
- Cable CMTS, DOCSIS 3.1 Receivers
- Communications Test Equipment
- Microwave Receivers
- Software Defined Radio (SDR)
- Digitizers
- Medical Imaging and Diagnostics


## 3 Description

The ADS54J60 is a low-power, wide-bandwidth, 16bit, 1.0-GSPS, dual-channel, analog-to-digital converter (ADC). Designed for high signal-to-noise ratio (SNR), the device delivers a noise floor of $-159 \mathrm{dBFS} / \mathrm{Hz}$ for applications aiming for highest dynamic range over a wide instantaneous bandwidth. The device supports the JESD204B serial interface with data rates up to 10 Gbps , supporting two or four lanes per ADC. The buffered analog input provides uniform input impedance across a wide frequency range while minimizing sample-and-hold glitch energy. Each ADC channel optionally can be connected to a wideband digital down-converter (DDC) block. The ADS54J60 provides excellent spurious-free dynamic range (SFDR) over a large input frequency range with very low power consumption.
The JESD204B interface reduces the number of interface lines, allowing high system integration density. An internal phase-locked loop (PLL) multiplies the ADC sampling clock to derive the bit clock that is used to serialize the 16 -bit data from each channel.

Device Information

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
| :--- | :--- | :---: |
| ADS54J60 | $\operatorname{VQFNP}(72)$ | $10.00 \mathrm{~mm} \times 10.00 \mathrm{~mm}$ |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

FFT for 170 MHz Input Signal (SNR = 69.8 dBFS ; SFDR $=88 \mathrm{dBc}$;
IL Spur = 86 dBc ; Non HD2, HD3 Spur $=89 \mathrm{dBc}$ )


## Table of Contents

1 Features ..... 1
2 Applications ..... 1
3 Description ..... 1
4 Revision History ..... 2
5 Device Comparison Table ..... 4
6 Pin Configuration and Functions ..... 5
7 Specifications ..... 7
7.1 Absolute Maximum Ratings ..... 7
7.2 ESD Ratings ..... 7
7.3 Recommended Operating Conditions ..... 7
7.4 Thermal Information ..... 8
7.5 Electrical Characteristics ..... 8
7.6 AC Characteristics ..... 9
7.7 Digital Characteristics ..... 12
7.8 Timing Characteristics ..... 13
7.9 Typical Characteristics ..... 15
7.10 Typical Characteristics: Contour ..... 24
8 Detailed Description ..... 26
8.1 Overview ..... 26
8.2 Functional Block Diagram ..... 26
8.3 Feature Description ..... 27
8.4 Device Functional Modes ..... 35
8.5 Register Maps ..... 45
9 Application and Implementation ..... 69
9.1 Application Information. ..... 69
9.2 Typical Application ..... 74
10 Power Supply Recommendations ..... 76
10.1 Power Sequencing and Initialization ..... 77
11 Layout. ..... 78
11.1 Layout Guidelines ..... 78
11.2 Layout Example ..... 79
12 Device and Documentation Support ..... 80
12.1 Documentation Support ..... 80
12.2 Receiving Notification of Documentation Updates ..... 80
12.3 Community Resources ..... 80
12.4 Trademarks ..... 80
12.5 Electrostatic Discharge Caution ..... 80
12.6 Glossary ..... 80
13 Mechanical, Packaging, and Orderable Information ..... 80

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision B (August 2015) to Revision C ..... Page

- Changed the SFDR value in the last sub-bullet of the Spectral Performance Features bullet ..... 1
- Changed Device Information table ..... 1
- Added Device Comparison Table. ..... 5
- Added CDM row to ESD Ratings table. ..... 7
- Changed the minimum value for the input clock frequency in the Recommended Operating Conditions table ..... 7
- Added minimum value to the ADC sampling rate parameter in the Electrical Characteristics table ..... 8
- Added 720 MHz test condition rows to SNR, NSD, SINAD, SFDR, HD2, HD3, Non HD2, HD3, THD, and SFDR_IL parameters of AC Characteristics table ..... 9
- Changed typical specification of SFDR parameter in AC Characteristics table ..... 10
- Changed Sample Timing, Aperture jitter parameter typical specification in Timing Characteristics section. ..... 13
- Added the FOVR latency parameter to the Timing Characteristics table. ..... 13
- Added Figure 10 ..... 16
- Added Typical Characteristics: Contour section ..... 24
- Changed Overview section ..... 26
- Changed Functional Block Diagram section: changed Control and SPI block and added dashed outline to FOVR traces ..... 26
- Added Figure 60 and text reference to Analog Inputs section ..... 28
- Changed SYSREF Signal section: changed Table 4 and added last paragraph ..... 31
- Added SYSREF Not Present (Subclass 0, 2) section ..... 32
- Changed the number of clock cycles in the Fast OVR section ..... 33
- Changed Table 10 and Table 11 ..... 41
- Changed Table 12 and Table 13 ..... 42
- Deleted Lane Enable with Decimation subsection ..... 42
- Added the Program Summary of DDC Modes and JESD Link Configuration table ..... 43


## Revision History (continued)

- Added Figure 83 to Register Maps section ..... 45
- Changed Table 15 ..... 46
- Deleted register 39h, 3Ah, and 56h ..... 46
- Changed Example Register Writes section ..... 48
- Updated register descriptions ..... 49
- Added Table 51 ..... 62
- Deleted row for bit 1 in Table 60 as bit 1 is included in last table row ..... 67
- Changed Table 65 ..... 70
- Changed internal aperture jitter value in SNR and Clock Jitter section ..... 73
- Changed Figure 132 ..... 73
- Changed Power Supply Recommendations section ..... 76
- Added the Power Sequencing and Initialization section ..... 77
- Added Documentation Support and Receiving Notification of Documentation Updates sections ..... 80
Changes from Revision A (May 2015) to Revision B ..... Page
- Released to production ..... 1


## 5 Device Comparison Table

| PART NUMBER | SPEED GRADE (MSPS) | RESOLUTION (Bits) | CHANNEL |
| :---: | :---: | :---: | :---: |
| ADS54J20 | 1000 | 12 | 2 |
| ADS54J42 | 625 | 14 | 2 |
| ADS54J40 | 1000 | 14 | 2 |
| ADS54J60 | 1000 | 16 | 2 |
| ADS54J66 | 500 | 14 | 4 |
| ADS54J69 | 500 | 16 | 2 |

## 6 Pin Configuration and Functions



Pin Functions

| PIN |  | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| CLOCK, SYSREF |  |  |  |
| CLKINM | 28 | I | Negative differential clock input for the ADC |
| CLKINP | 27 | 1 | Positive differential clock input for the ADC |
| SYSREFM | 34 | 1 | Negative external SYSREF input |
| SYSREFP | 33 | I | Positive external SYSREF input |
| CONTROL, SERIAL |  |  |  |
| PDN | 50 | I/O | Power down. Can be configured via an SPI register setting. Can be configured to fast overrange output for channel A via the SPI. |
| RESET | 48 | 1 | Hardware reset; active high. This pin has an internal $20-\mathrm{k} \Omega$ pulldown resistor. |
| SCLK | 6 | I | Serial interface clock input |
| SDIN | 5 | 1 | Serial interface data input |
| SDOUT | 11 | 0 | Serial interface data output. <br> Can be configured to fast overrange output for channel B via the SPI. |
| SEN | 7 | 1 | Serial interface enable |
| DATA INTERFACE |  |  |  |
| DAOM | 62 | O | JESD204B serial data negative outputs for channel A |
| DA1M | 59 |  |  |
| DA2M | 56 |  |  |
| DA3M | 54 |  |  |
| DAOP | 61 | 0 | JESD204B serial data positive outputs for channel A |
| DA1P | 58 |  |  |
| DA2P | 55 |  |  |
| DA3P | 53 |  |  |
| DB0M | 65 | 0 | JESD204B serial data negative outputs for channel B |
| DB1M | 68 |  |  |
| DB2M | 71 |  |  |
| DB3M | 1 |  |  |
| DB0P | 66 | 0 | JESD204B serial data positive outputs for channel B |
| DB1P | 69 |  |  |
| DB2P | 72 |  |  |
| DB3P | 2 |  |  |
| SYNC | 63 | 1 | Synchronization input for JESD204B port |
| INPUT, COMMON MODE |  |  |  |
| INAM | 41 | 1 | Differential analog negative input for channel A |
| INAP | 42 | 1 | Differential analog positive input for channel A |
| INBM | 14 | 1 | Differential analog negative input for channel B |
| INBP | 13 | 1 | Differential analog positive input for channel B |
| VCM | 22 | 0 | Common-mode voltage, 2.1 V. <br> Note that analog inputs are internally biased to this pin through $600 \Omega$ (effective), no external connection from the VCM pin to the INxP or INxM pin is required. |
| POWER SUPPLY |  |  |  |
| AGND | 18, 23, 26, 29, 32, 36, 37 | 1 | Analog ground |
| AVDD | $\begin{gathered} 9,12,15,17,25,30,35,38 \\ 40,43,44,46 \end{gathered}$ |  | Analog 1.9-V power supply |
| AVDD3V | 10, 16, 24, 31, 39, 45 | 1 | Analog 3.0-V power supply for the analog buffer |
| DGND | $3,52,60,67$ | 1 | Digital ground |
| DVDD | 8,47 | 1 | Digital 1.9-V power supply |
| IOVDD | 4, 51, 57, 64, 70 | 1 | Digital 1.15-V power supply for the JESD204B transmitter |
| NC, RES |  |  |  |
| NC | 19-21 | - | Unused pins, do not connect |
| RES | 49 | 1 | Reserved pin. Connect to DGND. |

ADS54J60
www.ti.com

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ${ }^{(1)}$

|  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  | AVDD3V | -0.3 | 3.6 |  |
| Supply voltage range | AVDD | -0.3 | 2.1 |  |
| Supply voltage range | DVDD | -0.3 | 2.1 | $v$ |
|  | IOVDD | -0.2 | 1.4 |  |
| Voltage between AGND and | GND | -0.3 | 0.3 | V |
|  | INAP, INBP, INAM, INBM | -0.3 | 3 |  |
| Voltage applied to input pins | CLKINP, CLKINM | -0.3 | AVDD + 0 | V |
| lage ap | SYSREFP, SYSREFM | -0.3 | AVDD + 0 | $v$ |
|  | SCLK, SEN, SDIN, RESET, $\overline{\text { SYNC, PDN }}$ | -0.2 | 2.1 |  |
| Storage temperature, $\mathrm{T}_{\text {stg }}$ |  | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

|  |  | VALUE | UNIT |
| :---: | :---: | :---: | :---: |
| Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ${ }^{(1)}$ | $\pm 1000$ | V |
|  | Charged-device model (CDM), per JEDEC specification JESD22-C101 ${ }^{(2)}$ | $\pm 500$ |  |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V HBM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) ${ }^{(1)(2)}$

|  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage range | AVDD3V | 2.85 | 3.0 | 3.6 | V |
|  | AVDD | 1.8 | 1.9 | 2.0 |  |
|  | DVDD | 1.7 | 1.9 | 2.0 |  |
|  | IOVDD | 1.1 | 1.15 | 1.2 |  |
| Analog inputs | Differential input voltage range |  | 1.9 |  | $\mathrm{V}_{\text {PP }}$ |
|  | Input common-mode voltage |  | 2.0 |  | V |
|  | Maximum analog input frequency for 1.9-V $\mathrm{VPP}^{\text {input amplitude }}{ }^{(3)(4)}$ |  | 400 |  | MHz |
| Clock inputs | Input clock frequency, device clock frequency | $250{ }^{(5)}$ |  | 1000 | MHz |
|  | Sine wave, ac-coupled | 0.75 | 1.5 |  | $V_{P P}$ |
|  | Input clock amplitude differential <br> ( $\mathrm{V}_{\text {CLKP }}-\mathrm{V}_{\text {CLKM }}$ ) <br> LVPECL, ac-coupled | 0.8 | 1.6 |  |  |
|  | LVDS, ac-coupled |  | 0.7 |  |  |
|  | Input device clock duty cycle | 45\% | 50\% | 55\% |  |
| Temperature | Operating free-air, $\mathrm{T}_{\mathrm{A}}$ | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |
|  | Operating junction, $\mathrm{T}_{J}$ |  | $105^{(6)}$ | 125 |  |

(1) SYSREF must be applied for the device to initialize; see the SYSREF Signal section for details.
(2) After power-up, always use a hardware reset to reset the device for the first time; see Table 65 for details.
(3) Operating 0.5 dB below the maximum-supported amplitude is recommended to accommodate gain mismatch in interleaving ADCs.
(4) At high frequencies, the maximum supported input amplitude reduces; see Figure 37 for details.
(5) See Table 10.
(6) Prolonged use above the nominal junction temperature can increase the device failure-in-time (FIT) rate.

### 7.4 Thermal Information

| THERMAL METRIC ${ }^{(1)}$ |  | ADS54J60 | UNIT |
| :---: | :---: | :---: | :---: |
|  |  | RMP (VQFNP) |  |
|  |  | 72 PINS |  |
| $\mathrm{R}_{\text {өJA }}$ | Junction-to-ambient thermal resistance | 22.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\theta \mathrm{JCC} \text { (top) }}$ | Junction-to-case (top) thermal resistance | 5.1 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJB }}$ | Junction-to-board thermal resistance | 2.4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| \%JT | Junction-to-top characterization parameter | 0.1 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\psi_{\text {JB }}$ | Junction-to-board characterization parameter | 2.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | Junction-to-case (bottom) thermal resistance | 0.4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 7.5 Electrical Characteristics

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\text {MIN }}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {MAX }}=85^{\circ} \mathrm{C}$, ADC sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\operatorname{AVDD3V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}, \operatorname{IOVDD}=1.15 \mathrm{~V},-1-\mathrm{dBFS}$ differential input, and $0-\mathrm{dB}$ digital gain (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GENERAL |  |  |  |  |  |  |
|  | ADC sampling rate |  | 250 |  | 1000 | MSPS |
|  | Resolution |  | 16 |  |  | Bits |
| POWER SUPPLIES |  |  |  |  |  |  |
| AVDD3V | 3.0-V analog supply |  | 2.85 | 3.0 | 3.6 | V |
| AVDD | 1.9-V analog supply |  | 1.8 | 1.9 | 2.0 | V |
| DVDD | 1.9-V digital supply | , | 1.7 | 1.9 | 2.0 | V |
| IOVDD | 1.15-V SERDES supply |  | 1.1 | 1.15 | 1.2 | V |
| $\mathrm{I}_{\text {AVDD3V }}$ | $3.0-\mathrm{V}$ analog supply current | $\mathrm{V}_{\text {IN }}=$ full-scale on both channels |  | 334 | 360 | mA |
| $\mathrm{I}_{\text {AVDD }}$ | 1.9-V analog supply current | $\mathrm{V}_{\text {IN }}=$ full-scale on both channels |  | 359 | 510 | mA |
| $\mathrm{I}_{\text {DVDD }}$ | 1.9-V digital supply current | Eight lanes active (LMFS = 8224) |  | 197 | 260 | mA |
| IIOVDD | 1.15-V SERDES supply current | Eight lanes active (LMFS = 8224) |  | 566 | 920 | mA |
| $\mathrm{P}_{\text {dis }}$ | Total power dissipation | Eight lanes active (LMFS = 8224) |  | 2.71 | 3.1 | W |
| $\mathrm{I}_{\text {DVDD }}$ | 1.9-V digital supply current | Four lanes active (LMFS = 4244) |  | 211 |  | mA |
| I Iovdd | 1.15-V SERDES supply current | Four lanes active (LMFS = 4244) |  | 618 |  | mA |
| $\mathrm{P}_{\text {dis }}$ | Total power dissipation | Four lanes active (LMFS = 4244) |  | 2.80 |  | W |
| $\mathrm{I}_{\text {DVDD }}$ | 1.9-V digital supply current | Four lanes active (LMFS = 4222), 2X decimation |  | 197 |  | mA |
| IIovid | 1.15-V SERDES supply current | Four lanes active (LMFS = 4222), 2X decimation |  | 593 |  | mA |
| $\mathrm{P}_{\text {dis }}$ | Total power dissipation | Four lanes active (LMFS = 4222), 2X decimation |  | 2.74 |  | W |
| $\mathrm{I}_{\text {DVDD }}$ | 1.9-V digital supply current | Two lanes active (LMFS = 2221), 4X decimation |  | 176 |  | mA |
| IIOVDD | 1.15-V SERDES supply current | Two lanes active (LMFS = 2221), 4X decimation |  | 562 |  | mA |
| $\mathrm{P}_{\text {dis }}{ }^{(1)}$ | Total power dissipation | Two lanes active (LMFS = 2221), 4X decimation |  | 2.66 |  | W |
|  | Global power-down power dissipation |  |  | 139 | 315 | mW |

[^0]ADS54J60
www.ti.com

## Electrical Characteristics (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, $\mathrm{IOVDD}=1.15 \mathrm{~V},-1-\mathrm{dBFS}$ differential input, and 0 -dB digital gain (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG INPUTS (INAP, INAM, INBP, INBM) |  |  |  |  |  |
| Differential input full-scale voltage |  |  | 1.9 |  | $V_{\text {PP }}$ |
| $\mathrm{V}_{\text {IC }} \quad$ Common-mode input voltage |  |  | 2.0 |  | V |
| $\mathrm{R}_{\mathrm{IN}} \quad$ Differential input resistance | At $170-\mathrm{MHz}$ input frequency |  | 0.6 |  | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\text {IN }} \quad$ Differential input capacitance | At $170-\mathrm{MHz}$ input frequency |  | 4.7 |  | pF |
| Analog input bandwidth (3 dB) | $50-\Omega$ source driving ADC inputs terminated with $50-\Omega$ |  | 1.2 |  | GHz |
| CLOCK INPUT (CLKINP, CLKINM) |  |  |  |  |  |
| Internal clock biasing | CLKINP and CLKINM are connected to internal biasing voltage through $400-\Omega$ |  | $1.15$ |  | V |

### 7.6 AC Characteristics

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\text {MIN }}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {MAX }}=85^{\circ} \mathrm{C}$, ADC sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, $\mathrm{IOVDD}=1.15 \mathrm{~V},-1-\mathrm{dBFS}$ differential input, and $0-\mathrm{dB}$ digital gain (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SNR | Signal-to-noise ratio | $\mathrm{f}_{\text {IN }}=10 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 70.9 |  | dBFS |
|  |  | $\mathrm{fin}_{\text {IN }}=100 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 70.6 |  |  |
|  |  | $\mathrm{fin}^{\text {I }}=170 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 67.2 70 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 69.2 |  |  |
|  |  | $\mathrm{f}_{\text {IN }}=270 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 68.7 |  |  |
|  |  | $\mathrm{f}_{\text {IN }}=300 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 68.1 |  |  |
|  |  | $\mathrm{f}_{\text {IN }}=370 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 67.1 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=470 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 66.5 |  |  |
|  |  | $\mathrm{fin}^{\text {I }}=720 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-6 \mathrm{dBFS}$ | 67.7 |  |  |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{IN}}=720 \mathrm{MHz}, \mathrm{~A}_{\mathrm{IN}}=-6 \mathrm{dBFS}, \\ & \text { gain }=5 \mathrm{~dB} \end{aligned}$ | 64.6 |  |  |
| NSD | Noise spectral density | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 157.9 |  | dBFS/Hz |
|  |  | $\mathrm{f}_{\text {IN }}=100 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 157.6 |  |  |
|  |  | $\mathrm{f}_{\text {IN }}=170 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 154.2157 |  |  |
|  |  | $\mathrm{f}_{\text {IN }}=230 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 156.2 |  |  |
|  |  | $\mathrm{fiN}^{\text {IN }}=270 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 155.7 |  |  |
|  |  | $\mathrm{fin}=300 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 155.1 |  |  |
|  |  | $\mathrm{f}_{\text {IN }}=370 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 154.1 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=470 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 153.5 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=720 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-6 \mathrm{dBFS}$ | 154.6 |  |  |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{N}}=720 \mathrm{MHz}, \mathrm{~A}_{\mathrm{IN}}=-6 \mathrm{dBFS}, \\ & \text { gain }=5 \mathrm{~dB} \end{aligned}$ | 151.5 |  |  |

## AC Characteristics (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, $\mathrm{IOVDD}=1.15 \mathrm{~V},-1-\mathrm{dBFS}$ differential input, and 0 -dB digital gain (unless otherwise noted)


ADS54J60
www.ti.com

## AC Characteristics (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, $\mathrm{IOVDD}=1.15 \mathrm{~V},-1-\mathrm{dBFS}$ differential input, and 0 -dB digital gain (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Non HD2, } \\ & \text { HD3 } \end{aligned}$ | Spurious-free dynamic range (excluding HD2, HD3, and IL spur) | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 94 |  | dBFS |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$ |  | 97 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$ | 79 | 96 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$ |  | 95 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=270 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$ |  | 95 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=300 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$ |  | 91 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$ |  | 85 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=470 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$ |  | 88 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=720 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-6 \mathrm{dBFS}$ |  | 84.1 |  |  |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{IN}}=720 \mathrm{MHz}, \mathrm{~A}_{\mathrm{IN}}=-6 \mathrm{dBFS}, \\ & \text { gain }=5 \mathrm{~dB} \end{aligned}$ |  | $78.0$ |  |  |
| THD | Total harmonic distortion | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 83 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$ |  | 83 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$ | 74 | 87 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 84 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=270 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$ | (1) | 78 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=300 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$ |  | 76 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 71 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=470 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$ |  | 69 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=720 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-6 \mathrm{dBFS}$ |  | 76.3 |  |  |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{IN}}=720 \mathrm{MHz}, \mathrm{~A}_{\mathrm{IN}}=-6 \mathrm{dBFS}, \\ & \text { gain }=5 \mathrm{~dB} \end{aligned}$ |  | 87.1 |  |  |
| SFDR_IL | Interleaving spur | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$ |  | 88 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$ |  | 90 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$ | 69 | 86 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$ |  | 85 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=270 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 84 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=300 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 82 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 82 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=470 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 78 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=720 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-6 \mathrm{dBFS}$ |  | 90 |  |  |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{IN}}=720 \mathrm{MHz}, \mathrm{~A}_{\mathrm{IN}}=-6 \mathrm{dBFS}, \\ & \text { gain }=5 \mathrm{~dB} \end{aligned}$ |  | 90 |  |  |
| IMD3 | Two-tone, third-order intermodulation distortion <br> Crosstalk isolation between channel A and B | $\begin{aligned} & \mathrm{f}_{\mathrm{IN} 1}=185 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=190 \mathrm{MHz}, \\ & \mathrm{~A}_{\mathrm{IN}}=-7 \mathrm{dBFS} \end{aligned}$ |  | -88 |  | dBFS |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{IN} 1}=365 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=370 \mathrm{MHz}, \\ & \mathrm{~A}_{\mathrm{IN}}=-7 \mathrm{dBFS} \end{aligned}$ |  | -79 |  |  |
|  |  | $\begin{aligned} & f_{\mathrm{IN} 1}=465 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=470 \mathrm{MHz}, \\ & \mathrm{~A}_{\mathrm{IN}}=-7 \mathrm{dBFS} \end{aligned}$ |  | -75 |  |  |
|  |  | Full-scale, $170-\mathrm{MHz}$ signal on aggressor; idle channel is victim |  | 100 |  | dB |

## ADS54J60

SBAS706C -APRIL 2015-REVISED DECEMBER 2016
www.ti.com

### 7.7 Digital Characteristics

typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, $\mathrm{IOVDD}=1.15 \mathrm{~V},-1-\mathrm{dBFS}$ differential input, and $0-\mathrm{dB}$ digital gain (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL INPUTS (RESET, SCLK, SEN, SDIN, $\overline{\text { SYNC, PDN) }}{ }^{(1)}$ |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}} \quad$ High-level input voltage | All digital inputs support 1.2-V and 1.8-V logic levels | 0.8 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}} \quad$ Low-level input voltage | All digital inputs support 1.2-V and 1.8-V logic levels |  |  | 0.4 | V |
| High-level input current | SEN |  | 0 |  | $\mu \mathrm{A}$ |
|  | RESET, SCLK, SDIN, PDN, $\overline{\text { SYNC }}$ |  | 50 |  |  |
| Low-level input current | SEN |  | 50 |  | $\mu \mathrm{A}$ |
|  | RESET, SCLK, SDIN, PDN, $\overline{\text { SYNC }}$ |  | 0 |  |  |
| DIGITAL INPUTS (SYSREFP, SYSREFM) |  |  | O |  |  |
| $V_{D} \quad$ Differential input voltage |  | 0.35 | 0.45 | 1.4 | V |
| $\mathrm{V}_{\text {(CM_DIG) }}$ Common-mode voltage for SYSREF |  |  | 1.3 |  | V |
| DIGITAL OUTPUTS (SDOUT, PDN ${ }^{(2)}$ ) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}} \quad$ High-level output voltage |  | $\begin{array}{r} \text { DVDD - } \\ 0.1 \end{array}$ | VDD |  | V |
| V ${ }_{\text {LL }}$ Low-level output voltage |  |  |  | 0.1 | V |
| DIGITAL OUTPUTS (JESD204B Interface: DxP, DxM) ${ }^{(3)}$ |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OD}} \quad$ Output differential voltage | With default swing setting |  | 700 |  | mV PP |
| $V_{\text {OC }} \quad$ Output common-mode voltage |  |  | 450 |  | mV |
| Transmitter short-circuit current | Transmitter pins shorted to any voltage between -0.25 V and 1.45 V | $-100$ |  | 100 | mA |
| $z_{\text {os }} \quad$ Single-ended output impedance |  |  | 50 |  | $\Omega$ |
| Output capacitance | Output capacitance inside the device, from either output to ground |  | 2 |  | pF |

(1) The RESET, SCLK, SDIN, and PDN pins have a $20-\mathrm{k} \Omega$ (typical) internal pulldown resistor to ground, and the SEN pin has a $20-\mathrm{k} \Omega$ (typical) pullup resistor to IOVDD.
(2) When functioning as an OVR pin for channel B.
(3) $100-\Omega$ differential termination.

ADS54J60
www.ti.com

### 7.8 Timing Characteristics

typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, IOVDD $=1.15 \mathrm{~V}$, and $-1-\mathrm{dBFS}$ differential input (unless otherwise noted)

|  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| SAMPLE TIMING |  |  |  |  |
| Aperture delay | 0.75 |  | 1.6 | ns |
| Aperture delay matching between two channels on the same device |  | $\pm 70$ |  | ps |
| Aperture delay matching between two devices at the same temperature and supply voltage |  | $\pm 270$ |  | ps |
| Aperture jitter |  | 120 |  | $\mathrm{f}_{\mathrm{S}} \mathrm{rms}$ |
| WAKE-UP TIMING |  |  |  |  |
| Wake-up time to valid data after coming out of global power-down |  | 150 |  | $\mu \mathrm{s}$ |
| LATENCY |  |  |  |  |
| Data latency ${ }^{(1)}$ : ADC sample to digital output |  | 134 |  | Input clock cycles |
| OVR latency: ADC sample to OVR bit |  | $62$ |  | Input clock cycles |
| FOVR latency: ADC sample to FOVR signal on pin |  | 4 ns |  | Input clock cycles |
| $t_{\text {PD }} \quad$ Propagation delay: logic gates and output buffers delay (does not change with $\mathrm{f}_{\mathrm{S}}$ ) |  | 4 |  | ns |
| SYSREF TIMING |  |  |  |  |
| $t_{\text {SU_SYSREF }}$ Setup time for SYSREF, referenced to the input clock falling edge |  |  | 900 | ps |
| $t_{\text {H_SYSREF }}$ Hold time for SYSREF, referenced to the input clock falling edge | 100 |  |  | ps |
| JESD OUTPUT INTERFACE TIMING CHARACTERISTICS |  |  |  |  |
| Unit interval | 100 |  | 400 | ps |
| Serial output data rate | 2.5 |  | 10 | Gbps |
| Total jitter for BER of 1E-15 and lane rate $=10 \mathrm{Gbps}$ |  | 26 |  | ps |
| Random jitter for BER of 1E-15 and lane rate $=10 \mathrm{Gbps}$ |  | 0.75 |  | ps rms |
| Deterministic jitter for BER of 1E-15 and lane rate $=10 \mathrm{Gbps}$ |  | 12 |  | ps, pk-pk |
| $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ Data rise time, data fall time: rise and fall times are measured from <br> differential output waveform, $20 \%$ to $80 \%$,, |  | 35 |  | ps |

(1) Overall ADC latency $=$ data latency $+t_{\text {PDI }}$.


Figure 1. SYSREF Timing


Figure 2. Sample Timing Requirements Diagram

ADS54J60
www.ti.com

### 7.9 Typical Characteristics

typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, $\mathrm{IOVDD}=1.15 \mathrm{~V}$, and -1 -dBFS differential input (unless otherwise noted)


SNR = $71 \mathrm{dBFS} ;$ SFDR $=86 \mathrm{dBc}$; IL spur $=94 \mathrm{dBc}$; non HD2, HD3 spur $=89 \mathrm{dBc}$

Figure 3. FFT for $\mathbf{1 0 - M H z}$ Input Signal


SNR = 69.8 dBFS; SFDR = 88 dBc ;
IL spur $=86 \mathrm{dBc}$; non HD2, HD3 spur $=89 \mathrm{dBc}$
Figure 5. FFT for 170-MHz Input Signal


SNR $=68 \mathrm{dBFS} ;$ SFDR $=77 \mathrm{dBc}$;
IL spur $=84 \mathrm{dBc}$; non HD2, HD3 spur $=85 \mathrm{dBc}$
Figure 7. FFT for $\mathbf{3 0 0}-\mathrm{MHz}$ Input Signal


SNR $=70.3 \mathrm{dBFS} ;$ SFDR $=90 \mathrm{dBc}$; IL spur $=95 \mathrm{dBc}$; non HD2, HD3 spur $=94 \mathrm{dBc}$

Figure 4. FFT for $140-\mathrm{MHz}$ Input Signal


SNR = 68.9 dBFS; SFDR $=85 \mathrm{dBc}$;
IL spur $=85 \mathrm{dBc}$; non HD2, HD3 spur $=86 \mathrm{dBc}$
Figure 6. FFT for 230-MHz Input Signal


SNR = $66.7 \mathrm{dBFS} ;$ SFDR $=71 \mathrm{dBc}$;
IL spur $=87 \mathrm{dBc}$; non HD2, HD3 spur $=78 \mathrm{dBc}$
Figure 8. FFT for 370-MHz Input Signal

## Typical Characteristics (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, $\operatorname{IOVDD}=1.15 \mathrm{~V}$, and -1 -dBFS differential input (unless otherwise noted)


SNR $=65.9 \mathrm{dBFS} ; \mathrm{SFDR}=69 \mathrm{dBc}$;
IL spur $=78 \mathrm{dBc}$; non HD2, HD3 spur $=76 \mathrm{dBc}$
Figure 9. FFT for 470-MHz Input Signal

$\mathrm{f}_{\mathrm{IN} 1}=185 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=190 \mathrm{MHz}$, each tone at -7 dBFS , IMD3 = 88 dBFS

Figure 11. FFT for Two-Tone Input Signal ( -7 dBFS )

$\mathrm{f}_{\mathrm{IN} 1}=365 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=370 \mathrm{MHz}$, each tone at -7 dBFS , IMD3 $=80 \mathrm{dBFS}$

Figure 13. FFT for Two-Tone Input Signal (-7 dBFS)


SNR $=67.7 \mathrm{dBFS}$, SINAD $=67.1 \mathrm{dBFS}$, THD $=76.3 \mathrm{dBc}$, IL spur $=-90 \mathrm{dBc}$, SFDR $=78.7 \mathrm{dBc}$, non HD2, HD3 spur $=84.1 \mathrm{dBc}$

Figure 10. FFT for $\mathbf{7 2 0} \mathbf{- M H z}$ Input Signal at $\mathbf{- 6} \mathbf{d B F S}$

$\mathrm{f}_{\mathrm{IN} 1}=185 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=190 \mathrm{MHz}$, each tone at -36 dBFS , IMD3 $=106 \mathrm{dBFS}$

Figure 12. FFT for Two-Tone Input Signal ( $\mathbf{- 3 6} \mathrm{dBFS}$ )

$\mathrm{f}_{\mathrm{IN} 1}=365 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=370 \mathrm{MHz}$, each tone at -36 dBFS , IMD3 $=105 \mathrm{dBFS}$

Figure 14. FFT for Two-Tone Input Signal (-36 dBFS)

## Typical Characteristics (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, $\operatorname{IOVDD}=1.15 \mathrm{~V}$, and -1 -dBFS differential input (unless otherwise noted)

$\mathrm{f}_{\mathrm{IN} 1}=465 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=470 \mathrm{MHz}$, each tone at -7 dBFS , IMD3 $=75 \mathrm{dBFS}$

Figure 15. FFT for Two-Tone Input Signal (-7 dBFS)

$\mathrm{f}_{\mathrm{IN} 1}=185 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=190 \mathrm{MHz}$

Figure 17. Intermodulation Distortion vs Input Tone Amplitude


Figure 19. Intermodulation Distortion vs Input Tone Amplitude

$\mathrm{f}_{\mathrm{IN} 1}=465 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=470 \mathrm{MHz}$, each tone at -36 dBFS , IMD3 $=106 \mathrm{dBFS}$

Figure 16. FFT for Two-Tone Input Signal ( -36 dBFS )


Figure 18. Intermodulation Distortion vs Input Tone Amplitude


Figure 20. Spurious-Free Dynamic Range vs Input Frequency

## Typical Characteristics (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, $\operatorname{IOVDD}=1.15 \mathrm{~V}$, and -1 -dBFS differential input (unless otherwise noted)


Figure 21. IL Spur vs Input Frequency


Figure 23. Signal-to-Noise Ratio vs AVDD Supply and Temperature


Figure 25. Signal-to-Noise Ratio vs AVDD Supply and Temperature


Figure 22. Signal-to-Noise Ratio vs Input Frequency


Figure 24. Spurious-Free Dynamic Range vs AVDD Supply and Temperature


Figure 26. Spurious-Free Dynamic Range vs AVDD Supply and Temperature

ADS54J60
www.ti.com

## Typical Characteristics (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, $\operatorname{IOVDD}=1.15 \mathrm{~V}$, and -1 -dBFS differential input (unless otherwise noted)


## Typical Characteristics (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, $\mathrm{IOVDD}=1.15 \mathrm{~V}$, and $-1-\mathrm{dBFS}$ differential input (unless otherwise noted)


Figure 33. Signal-to-Noise Ratio vs AVDD3V Supply and Temperature


Figure 35. Signal-to-Noise Ratio vs Gain and Input Frequency


Figure 37. Maximum Supported Amplitude vs Frequency


Figure 34. Spurious-Free Dynamic Range vs AVDD3V Supply and Temperature


Figure 36. Spurious-Free Dynamic Range vs Gain and Input Frequency

$\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$
Figure 38. Performance vs Input Amplitude

ADS54J60
www.ti.com

## Typical Characteristics (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}, \mathrm{IOVDD}=1.15 \mathrm{~V}$, and $-1-\mathrm{dBFS}$ differential input (unless otherwise noted)


Figure 39. Performance vs Input Amplitude

$\mathrm{f}_{\mathrm{IN}}=350 \mathrm{MHz}$
Figure 41. Performance vs Sampling Clock Amplitude


Figure 43. Performance vs Clock Duty Cycle


Figure 40. Performance vs Sampling Clock Amplitude

$\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$
Figure 42. Performance vs Clock Duty Cycle

$\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$
Figure 44. Power-Supply Rejection Ratio vs Test Signal Frequency

## Typical Characteristics (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, $\operatorname{IOVDD}=1.15 \mathrm{~V}$, and -1 -dBFS differential input (unless otherwise noted)

$\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$, SINAD $=67 \mathrm{dBFS}$,
$S F D R=79 \mathrm{dBc}, \mathrm{f}_{\mathrm{PSRR}}=5 \mathrm{MHz}, A_{P S R R}=25 \mathrm{mV}$ PP,
amplitude of $f_{I N}-f_{\text {PSRR }}=-74 \mathrm{dBFS}$,
amplitude of $f_{I N}+f_{\text {PSRR }}=-76 \mathrm{dBFS}$
Figure 45. Power-Supply Rejection Ratio FFT for Test Signals on the AVDD Supply

$\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}, \mathrm{f}_{\mathrm{CMRR}}=5 \mathrm{MHz}, \mathrm{A}_{\mathrm{CMRR}}=50 \mathrm{mV}$ PP, SINAD $=69.1 \mathrm{dBFS}$, SFDR $=86 \mathrm{dBc}$, amplitude of $\mathrm{f}_{\mathrm{IN}} \pm \mathrm{f}_{\mathrm{CMRR}}=-80 \mathrm{dBFS}$

Figure 47. Common-Mode Rejection Ratio FFT


Figure 49. Power vs Temperature


$$
\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}
$$

Figure 46. Common-Mode Rejection Ratio vs Test Signal Frequency


Figure 48. Power vs Sampling Speed


Figure 50. FFT for $60-\mathrm{MHz}$ Input Signal in Decimate-by-4 Mode

## Typical Characteristics (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}, \mathrm{IOVDD}=1.15 \mathrm{~V}$, and $-1-\mathrm{dBFS}$ differential input (unless otherwise noted)


Figure 51. FFT for $170-\mathrm{MHz}$ Input Signal in Decimate-by-4 Mode


SNR $=69.6 \mathrm{dBFS}$, SFDR $=84 \mathrm{dBc}$
Figure 53. FFT for $450-\mathrm{MHz}$ Input Signal in Decimate-by-4 Mode


SNR $=72.8 \mathrm{dBFS}, \operatorname{SFDR}=91 \mathrm{dBc}$
Figure 52. FFT for $300-\mathrm{MHz}$ Input Signal in Decimate-by-4 Mode

$\mathrm{SNR}=71.9 \mathrm{dBFS}, \mathrm{SFDR}=89 \mathrm{dBc}$
Figure 54. FFT for 170-MHz Input Signal in Decimate-by-2 Mode


Figure 55. FFT for $350-\mathrm{MHz}$ Input Signal in Decimate-by-2 Mode

### 7.10 Typical Characteristics: Contour

typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, $\mathrm{IOVDD}=1.15 \mathrm{~V},-1-\mathrm{dBFS}$ differential input, and 0 -dB digital gain (unless otherwise noted)


Figure 56. Spurious Free Dynamic Range


Figure 57. Signal-to-Noise-Ratio

## 8 Detailed Description

### 8.1 Overview

The ADS54J60 is a low-power, wide-bandwidth, 16-bit, 1.0-GSPS, dual-channel, analog-to-digital converter (ADC). The ADS54J60 employs four interleaving ADCs for each channel to achieve a noise floor of $-159 \mathrm{dBFS} / \mathrm{Hz}$. The ADS54J60 uses TI's proprietary interleaving and dither algorithms to achieve a clean spectrum with a high spurious-free dynamic range (SFDR). The device also offers various programmable decimation filtering options for systems requiring higher signal-to-noise ratio (SNR) and SFDR over a wide range of frequencies.
Analog input buffers isolate the ADC driver from glitch energy generated from sampling process, thereby simplify the driving network on-board. The JESD204B interface reduces the number of interface lines with two-lane and four-lane options, allowing a high system integration density. The JESD204B interface operates in subclass 1, enabling multi-chip synchronization with the SYSREF input.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

### 8.3.1 Analog Inputs

The ADS54J60 analog signal inputs are designed to be driven differentially. The analog input pins have internal analog buffers that drive the sampling circuit. As a result of the analog buffer, the input pins present a high impedance input across a very wide frequency range to the external driving source, which enables great flexibility in the external analog filter design as well as excellent $50-\Omega$ matching for RF applications. The buffer also helps isolate the external driving circuit from the internal switching currents of the sampling circuit, resulting in a more constant SFDR performance across input frequencies.
The common-mode voltage of the signal inputs is internally biased to VCM using $600-\Omega$ resistors, allowing for accoupling of the input drive network. Each input pin (INP, INM) must swing symmetrically between (VCM + 0.475 V ) and (VCM -0.475 V ), resulting in a 1.9- $\mathrm{V}_{\mathrm{PP}}$ (default) differential input swing. The input sampling circuit has a 3 -dB bandwidth that extends up to 1.2 GHz . An equivalent analog input network diagram is shown in Figure 58.


Figure 58. Analog Input Network

## Feature Description (continued)

The input bandwidth shown in Figure 59 is measured with respect to a $50-\Omega$ differential input termination at the ADC input pins. Figure 60 shows the signal processing done inside the DDC block of the ADS54J60.


Figure 59. Transfer Function versus Frequency

(1) In IQ decimate-by-4 mode, the mixer frequency is fixed at $f_{\text {mix }}=f_{S} / 4$. For $f_{S}=1$ GSPS and $f_{\text {mix }}=250 \mathrm{MHz}$.

Figure 60. DDC Block

## Feature Description (continued)

### 8.3.2 DDC Block

The ADS54J60 has an optional DDC block that can be enabled via an SPI register write. Each ADC channel is followed by a DDC block consisting of three different decimate-by-2 and by-4 finite impulse response (FIR) halfband filter options. The different decimation filter options can be selected via SPI programming.

### 8.3.2.1 Decimate-by-2 Filter

This decimation filter has 41 taps. The stop-band attenuation is approximately 90 dB and the pass-band flatness is $\pm 0.05 \mathrm{~dB}$. Table 1 shows corner frequencies for low-pass and high-pass filter options.

Table 1. Corner Frequencies for the Decimate-by-2 Filter

| CORNERS (dB) | LOW PASS | HIGH PASS |
| :---: | :---: | :---: |
| -0.1 | $0.202 \times \mathrm{f}_{\mathrm{S}}$ | $0.298 \times \mathrm{f}_{\mathrm{S}}$ |
| -0.5 | $0.210 \times \mathrm{f}_{\mathrm{S}}$ | $0.290 \times \mathrm{f}_{S}$ |
| -1 | $0.215 \times \mathrm{f}_{\mathrm{S}}$ | $0.285 \times \mathrm{f}_{\mathrm{S}}$ |
| -3 | $0.227 \times \mathrm{f}_{\mathrm{S}}$ | $0.273 \times \mathrm{f}_{\mathrm{S}}$ |

Figure 61 and Figure 62 show the frequency response of decimate-by- 2 filter from dc to $\mathrm{f}_{\mathrm{s}} / 2$.


Figure 61. Decimate-by-2 Filter Response


Figure 62. Decimate-by-2 Filter Response (Zoomed)

### 8.3.2.2 Decimate-by-4 Filter Using a Digital Mixer

This band-pass decimation filter consists of a digital mixer and three concatenated FIR filters with a combined latency of approximately 28 output clock cycles. The alias band attenuation is approximately 55 dB and the pass-band flatness is $\pm 0.1 \mathrm{~dB}$. By default after reset, the band-pass filter is centered at $\mathrm{f}_{\mathrm{S}} / 16$. Using the SPI, the center frequency can be programmed at $N \times f_{S} / 16$ (where $N=1,3,5$, or 7 ). Table 2 shows corner frequencies for two extreme options. Figure 63 and Figure 64 show frequency response of decimate-by-4 filter for center frequencies $\mathrm{f}_{\mathrm{S}} / 16$ and $3 \times \mathrm{f}_{\mathrm{S}} / 16(\mathrm{~N}=1$ and 3$)$.

Table 2. Corner frequencies for the Decimate-by-4 Filter

| CORNERS (dB) | CORNER FREQUENCY AT LOWER SIDE <br> (Center Frequency $f_{S} / \mathbf{1 6}$ ) | CORNER FREQUENCY AT HIGHER SIDE <br> (Center Frequency $f_{S} /$ 16) |
| :---: | :---: | :---: |
| -0.1 | $0.011 \times \mathrm{f}_{\mathrm{S}}$ | $0.114 \times \mathrm{f}_{\mathrm{S}}$ |
| -0.5 | $0.010 \times \mathrm{f}_{\mathrm{S}}$ | $0.116 \times \mathrm{f}_{\mathrm{S}}$ |
| -1 | $0.008 \times \mathrm{f}_{\mathrm{S}}$ | $0.117 \times \mathrm{f}_{\mathrm{S}}$ |
| -3 | $0.006 \times \mathrm{f}_{\mathrm{S}}$ | $0.120 \times \mathrm{f}_{\mathrm{S}}$ |

Figure 63 and Figure 64 show the frequency response of a decimate-by- 4 filter from dc to $\mathrm{f}_{\mathrm{S}} / 2$.


### 8.3.2.3 Decimate-by-4 Filter with IQ Outputs

In this configuration, the DDC block includes a fixed digital $f_{s} / 4$ mixer. Thus, the IQ pass band is approximately $\pm 110 \mathrm{MHz}$, centered at $\mathrm{f}_{\mathrm{S}} / 4$. This decimation filter has 41 taps with a latency of approximately ten output clock cycles. The stop-band attenuation is approximately 90 dB and the pass-band flatness is $\pm 0.05 \mathrm{~dB}$. Table 3 shows the corner frequencies for a low-pass decimate-by-4 with IQ filter.

Table 3. Corner Frequencies for a Decimate-by-4 IQ Output Filter

| CORNERS (dB) | LOW PASS |
| :---: | :---: |
| -0.1 | $0.107 \times \mathrm{f}_{\mathrm{S}}$ |
| -0.5 | $0.112 \times \mathrm{f}_{\mathrm{S}}$ |
| -1 | $0.115 \times \mathrm{f}_{\mathrm{S}}$ |
| -3 | $0.120 \times \mathrm{f}_{\mathrm{S}}$ |

Figure 65 and Figure 66 show the frequency response of a decimate-by-4 IQ output filter from dc to $\mathrm{f}_{\mathrm{S}} / 2$.


### 8.3.3 SYSREF Signal

The SYSREF signal is a periodic signal that is sampled by the ADS54J60 device clock and used to align the boundary of the local multi-frame clock inside the data converter. SYSREF is required to be a sub-harmonic of the local multiframe clock (LMFC) internal timing. To meet this requirement, the timing of SYSREF is dependent on the device clock frequency and the LMFC frequency, as determined by the selected DDC decimation and frames per multi-frame settings. TI recommends that the SYSREF signal be a low-frequency signal in the range of 1 MHz to 5 MHz in order to reduce coupling to the signal path both on the printed circuit board (PCB) as well as internal in the device.
The external SYSREF signal must be a sub-harmonic of the internal LMFC clock, as shown in Equation 1 and Table 4.

SYSREF = LMFC / $2^{N}$
where

- $N=0,1,2$, and so forth.

Table 4. Local Multi-Frame Clock Frequency

| LMFS CONFIGURATION | DECIMATION | LMFC CLOCK ${ }^{(1)(2)}$ |
| :---: | :---: | :---: |
| 4211 | - | $\mathrm{f}_{\mathrm{S}} / \mathrm{K}$ |
| 4244 | - | $\left(\mathrm{f}_{\mathrm{S}} / 4\right) / \mathrm{K}$ |
| 8224 | - | $\left(\mathrm{f}_{\mathrm{S}} / 4\right) / \mathrm{K}$ |
| 4222 | 2 X | $\left(\mathrm{f}_{\mathrm{S}} / 4\right) / \mathrm{K}$ |
| 2242 | 2 X | $\left(\mathrm{f}_{\mathrm{S}} / 4\right) / \mathrm{K}$ |
| 2221 | 4 X | $\left(\mathrm{f}_{\mathrm{S}} / 4\right) / \mathrm{K}$ |
| 2441 | $4 \mathrm{X}(\mathrm{IQ})$ | $\left(\mathrm{f}_{\mathrm{S}} / 4\right) / \mathrm{K}$ |
| 4421 | $4 \mathrm{X}(\mathrm{IQ})$ | $\left(\mathrm{f}_{\mathrm{S}} / 4\right) / \mathrm{K}$ |
| 1241 | 4 X | $\left(\mathrm{f}_{\mathrm{S}} / 4\right) / \mathrm{K}$ |

(1) $K=$ Number of frames per multi frame (JESD digital page 6900 h , address 06 h , bits $4-0$ ).
(2) $f_{S}=$ sampling (device) clock frequency.

For example, if LMFS $=8224$ then the programmed value of K is 9 (the actual value is $9+1=10$ because the actual value for $K=$ the value set in the SPI register +1 ). If the device clock frequency is $f_{S}=1000 \mathrm{MSPS}$, then the local multi-frame clock frequency becomes (1000/4)/10=25 MHz. The SYSREF signal frequency can be chosen as the LMFC frequency / $8=3.125 \mathrm{MHz}$.

### 8.3.3.1 SYSREF Not Present (Subclass 0, 2)

A SYSREF pulse is required by the ADS54J60 to reset internal counters. If SYSREF is not present, as can be the case in subclass 0 or 2, this pulse can be done by doing the following register writes shown in Table 5.

Table 5. Internally Pulsing SYSREF Twice Using Register Writes

| ADDRESS (Hex) | DATA (Hex) | COMMENT |
| :---: | :---: | :---: |
| $0-011 \mathrm{~h}$ | 80 h | Set the master page |
| $0-054 \mathrm{~h}$ | 80 h | Enable manual SYSREF |
| $0-053 \mathrm{~h}$ | 01 h | Set SYSREF high |
| $0-053 \mathrm{~h}$ | 00 h | Set SYSREF low |
| $0-053 \mathrm{~h}$ | 01 h | Set SYSREF high |
| $0-053 \mathrm{~h}$ | 00 h | Set SYSREF low |

ADS54J60
www.ti.com

### 8.3.4 Overrange Indication

The ADS54J60 provides a fast overrange indication that can be presented in the digital output data stream via SPI configuration. Alternatively, if not used, the SDOUT (pin 11) and PDN (pin 50) pins can be configured via the SPI to output the fast OVR indicator.
When the FOVR indication is embedded in the output data stream, it replaces the LSB of the 16 -bit data stream going to the $8 \mathrm{~b} / 10 \mathrm{~b}$ encoder, as shown in Figure 67.


Figure 67. Overrange Indication in a Data Stream

### 8.3.4.1 Fast OVR

The fast OVR is triggered if the input voltage exceeds the programmable overrange threshold and is presented after only 18 clock cycles $+t_{P D}$ ( $t_{\text {PD }}$ of the gates and buffers is approximately 4 ns ), thus enabling a quicker reaction to an overrange event.
The input voltage level at which the overload is detected is referred to as the threshold. The threshold is programmable using the FOVR THRESHOLD bits, as shown in Figure 68. The FOVR is triggered 18 clock cycles $+\mathrm{t}_{\mathrm{PD}}$ ( $\mathrm{t}_{\mathrm{PD}}$ of the gates and buffers is approximately 4 ns ) after the overload condition occurs.


Figure 68. Programming Fast OVR Thresholds
The input voltage level at which the fast OVR is triggered is defined by Equation 2:
Full-Scale $\times$ [Decimal Value of the FOVR Threshold Bits] / 255)
The default threshold is E3h (227d), corresponding to a threshold of -1 dBFS .
In terms of full-scale input, the fast OVR threshold can be calculated as Equation 3:
20log (FOVR Threshold / 255)

### 8.3.5 Power-Down Mode

The ADS54J60 provides a highly-configurable power-down mode. Power-down can be enabled using the PDN pin or SPI register writes.

A power-down mask can be configured, which allows a trade-off between wake-up time and power consumption in power-down mode. Two independent power-down masks can be configured: MASK 1 and MASK 2 as shown in Table 6. See the master page registers in Table 15 for further details.

Table 6. Register Address for Power-Down Modes

| REGISTER ADDRESS A[7:0] (Hex) | COMMENT | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MASTER PAGE (80h) |  |  |  |  |  |  |  |  |  |
| 20 | MASK 1 | PDN ADC CHA |  |  |  | PDN ADC CHB |  |  |  |
| 21 |  | PDN B | R CHB | PDN BU | R CHA | 0 | 0 | 0 | 0 |
| 23 | MASK 2 | PDN ADC CHA |  |  |  | PDN ADC CHB |  |  |  |
| 24 |  | PDN BUFFER CHB |  | PDN BUFFER CHA |  | 0 | 0 | 0 | 0 |
| 26 | CONFIG | GLOBAL PDN | OVERRIDE PDN PIN | $\begin{gathered} \text { PDN MASK } \\ \text { SEL } \end{gathered}$ | 0 | 0 | 0 | 0 | 0 |
| 53 |  | 0 | $\begin{aligned} & \text { MASK } \\ & \text { SYSREF } \end{aligned}$ | 0 | 0 | 0 |  | 0 | 0 |
| 55 |  | 0 | 0 | 0 | PDN MASK | 0 | 0 | 0 | 0 |

To save power, the device can be put in complete power down by using the GLOBAL PDN register bit. However, when JESD must remain linked up while putting the device in power down, the ADC and analog buffer can be powered down by using the PDN ADC CHx and PDN BUFFER CHx register bits after enabling the PDN MASK register bit. The PDN MASK SEL register bit can be used to select between MASK 1 or MASK 2. Table 7 shows power consumption for different combinations of the GLOBAL PDN, PDN ADC CHx, and PDN BUFF CHx register bits.

Table 7. Power Consumption in Different Power-Down Settings

| REGISTER BIT | COMMENT | $\begin{gathered} \mathbf{I}_{\text {AVDD3V }} \\ \text { (mA) } \\ \hline \end{gathered}$ | $\mathrm{I}_{\text {AVDD }}(\mathrm{mA})$ | IDVDD (mA) | IIOVDD (mA) | TOTAL POWER (W) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Default | After reset, with a full-scale input signal to both channels | 336 | 358 | 198 | 533 | 2.68 |
| GBL PDN = 1 | The device is in complete power-down state | 2 | 6 | 22 | 199 | 0.29 |
| $\begin{aligned} & \text { GBL PDN }=0, \\ & \text { PDN ADC CHx }=1 \\ & (x=A \text { or } B) \end{aligned}$ | The ADC of one channel is powered down | 274 | 223 | 135 | 512 | 2.09 |
| $\begin{aligned} & \text { GBL PDN }=0, \\ & \text { PDN BUFF CH } x=1 \\ & (x=A \text { or } B) \end{aligned}$ | The input buffer of one channel is powered down | 262 | 352 | 194 | 545 | 2.45 |
| $\begin{aligned} & \text { GBL PDN }=0, \\ & \text { PDN ADC CHx = }, \\ & \text { PDN BUFF CHx = } 1 \\ & (x=A \text { or } B) \end{aligned}$ | The ADC and input buffer of one channel is powered down | 198 | 222 | 132 | 508 | 1.85 |
| $\begin{aligned} & \text { GBL PDN }=0, \\ & \text { PDN ADC CHx }=1, \\ & \text { PDN BUFF CHx=1 } \\ & (x=A \text { and } B) \end{aligned}$ | The ADC and input buffer of both channels are powered down | 60 | 85 | 66 | 484 | 1.02 |

### 8.4 Device Functional Modes

### 8.4.1 Device Configuration

The ADS54J60 can be configured by using a serial programming interface, as described in the Serial Interface section. In addition, the device has one dedicated parallel pin (PDN) for controlling the power-down mode.
The ADS54J60 supports a 24-bit (16-bit address, 8-bit data) SPI operation and uses paging (see the Register Maps section) to access all register bits.

### 8.4.1.1 Serial Interface

The ADC has a set of internal registers that can be accessed by the serial interface formed by the SEN (serial interface enable), SCLK (serial interface clock), and SDIN (serial interface data) pins, as shown in Figure 69. Legends used in Figure 69 are explained in Table 8. Serially shifting bits into the device is enabled when SEN is low. Serial data on SDIN are latched at every SCLK rising edge when SEN is active (low). The interface can function with SCLK frequencies from 2 MHz down to very low speeds (of a few Hertz) and also with a non-50\% SCLK duty cycle.


Figure 69. SPI Timing Diagram

Table 8. SPI Timing Diagram Legend

| SPI BITS | DESCRIPTION | BIT SETTINGS |
| :---: | :--- | :--- |
| R/W | Read/write bit | $0=$ SPI write <br> $1=$ SPI read back |
| M | SPI bank access | $0=$ Analog SPI bank (master and ADC pages) <br> $1=$ JESD SPI bank (main digital, JESD analog, and <br> JESD digital pages) |
| P | JESD page selection bit | $0=$ Page access <br> $1=$ Register access |
| CH | SPI access for a specific channel of the JESD SPI <br> bank | $0=$ Channel A <br> $1=$ Channel B <br> By default, both channels are being addressed. |
| $\mathrm{A}[11: 0]$ | SPI address bits | - |
| $\mathrm{D}[7: 0]$ | SPI data bits | - |

Table 9 shows the timing requirements for the serial interface signals in Figure 69.
Table 9. SPI Timing Requirements

|  |  | MIN | TYP |
| :--- | :--- | :---: | :---: |
| $\mathrm{f}_{\text {SCLK }}$ | SCLK frequency (equal to $\left.1 / \mathrm{t}_{\text {SCLK }}\right)$ | $>\mathrm{dc}$ | MAX |
| $\mathrm{t}_{\text {SLOADS }}$ | SEN to SCLK setup time | 100 | 2 |
| $\mathrm{t}_{\text {SLOADH }}$ | SCLK to SEN hold time | 100 | MHz |
| $\mathrm{t}_{\text {DSU }}$ | SDIN setup time | 100 | ns |
| $\mathrm{t}_{\text {DH }}$ | SDIN hold time | 100 | ns |

### 8.4.1.2 Serial Register Write: Analog Bank

The analog SPI bank contains of two pages (the master and ADC page). The internal register of the ADS54J60 analog SPI bank can be programmed by:

1. Drive the SEN pin low.
2. Initiate a serial interface cycle specifying the page address of the register whose content must be written.

- Master page: write address 0011h with 80h.
- ADC page: write address 0011h with 0Fh.

3. Write the register content as shown in Figure 70. When a page is selected, multiple writes into the same page can be done.


Figure 70. Serial Register Write Timing Diagram

ADS54J60
www.ti.com

### 8.4.1.3 Serial Register Readout: Analog Bank

The content from one of the two analog banks can be read out by:

1. Drive the SEN pin low.
2. Select the page address of the register whose content must be read.

- Master page: write address 0011 h with 80 h .
- ADC page: write address 0011 h with 0 Fh.

3. Set the R/W bit to 1 and write the address to be read back.
4. Read back the register content on the SDOUT pin, as shown in Figure 71. When a page is selected, multiple read backs from the same page can be done.


Figure 71. Serial Register Read Timing Diagram

### 8.4.1.4 JESD Bank SPI Page Selection

The JESD SPI bank contains four pages (main digital, JESD digital, and JESD analog pages). The individual pages can be selected by:

1. Driving the SEN pin low.
2. Setting the M bit to 1 and specifying the page with two register writes. Note that the P bit must be set to 0 , as shown in Figure 72.

- Write address 4003h with 00h (LSB byte of the page address).
- Write address 4004h with the MSB byte of the page address.
- For the main digital page: write address 4004h with 68 h .
- For the JESD digital page: write address 4004 h with 69 h.
- For the JESD analog page: write address 4004h with 6Ah.


Figure 72. SPI Page Selection

### 8.4.1.5 Serial Register Write: JESD Bank

The ADS54J60 is a dual-channel device and the JESD204B portion is configured individually for each channel by using the CH bit. Note that the P bit must be set to 1 for register writes.

1. Drive the SEN pin low.
2. Select the JESD bank page. Note that the $M$ bit $=1$ and the $P$ bit $=0$.

- Write address 4003h with 00h.
- Write address 4005 h with 01 h to enable separate control for both channels.
- For the main digital page: write address 4004h with 68 h .
- For the JESD digital page: write address 4004 h with 69 h .
- For the JESD analog page: write address 4004 h with 6Ah.

3. Set the $M$ and $P$ bits to 1 , select channel $A(C H=0)$ or channel $B(C H=1)$, and write the register content as shown in Figure 73. When a page is selected, multiple writes into the same page can be done.


Figure 73. JESD Serial Register Write Timing Diagram

### 8.4.1.5.1 Individual Channel Programming

By default, register writes are applied to both channels. To enable individual channel writes, write address 4005h with 01 h (default is 00 h ).

### 8.4.1.6 Serial Register Readout: JESD Bank

The content from one of the pages of the JESD bank can be read out by:

1. Driving the SEN pin low.
2. Selecting the JESD bank page. Note that the M bit $=1$ and the P bit $=0$.

- Write address 4003 h with 00 h .
- Write address 4005 h with 01 h to enable separate control for both channels.
- For the main digital page: write address 4004h with 68 h .
- For the JESD digital page: write address 4004 h with 69 h .
- For the JESD analog page: write address 4004h with 6Ah.

3. Setting the $R / W, M$, and $P$ bits to 1 , selecting channel $A$ or channel $B$, and writing the address to be read back.
4. Reading back the register content on the SDOUT pin; see Figure 74. When a page is selected, multiple read backs from the same page can be done.


Figure 74. JESD Serial Register Read Timing Diagram

### 8.4.2 JESD204B Interface

The ADS54J60 supports device subclass 1 with a maximum output data rate of 10.0 Gbps for each serial transmitter.
An external SYSREF signal is used to align all internal clock phases and the local multi-frame clock to a specific sampling clock edge, allowing synchronization of multiple devices in a system and minimizing timing and alignment uncertainty. The SYNC input is used to control the JESD204B SERDES blocks.
Depending on the ADC output data rate, the JESD204B output interface can be operated with either two or four lanes per single ADC, as shown in Figure 75. The JESD204B setup and configuration of the frame assembly parameters is controlled via the SPI interface.


Figure 75. ADS54J60 Block Diagram

The JESD204B transmitter block shown in Figure 76 consists of the transport layer, the data scrambler, and the link layer. The transport layer maps the ADC output data into the selected JESD204B frame data format. The link layer performs the $8 \mathrm{~b} / 10 \mathrm{~b}$ data encoding as well as the synchronization and initial lane alignment using the SYNC input signal. Optionally, data from the transport layer can be scrambled.


Figure 76. JESD204B Transmitter Block

### 8.4.2.1 JESD204B Initial Lane Alignment (ILA)

The initial lane alignment process is started when the receiving device de-asserts the $\overline{\mathrm{SYNC}}$ signal, as shown in Figure 77. When a logic low is detected on the SYNC input pin, the ADS54J60 starts transmitting comma (K28.5) characters to establish a code group synchronization.
When synchronization is complete, the receiving device asserts the $\overline{\text { SYNC signal and the ADS54J60 starts the }}$ initial lane alignment sequence with the next local multi-frame clock boundary. The ADS54J60 transmits four multi-frames, each containing K frames ( K is SPI programmable). Each of the multi-frames contains the frame start and end symbols and the second multi-frame also contains the JESD204 link configuration data.


Figure 77. Lane Alignment Sequence

### 8.4.2.2 JESD204B Test Patterns

There are three different test patterns available in the transport layer of the JESD204B interface. The ADS54J60 supports a clock output, encoded, and a PRBS $\left(2^{15}-1\right)$ pattern. These test patterns can be enabled via an SPI register write and are located in the JESD digital page of the JESD bank.

### 8.4.2.3 JESD204B Frame

The JESD204B standard defines the following parameters:

- $L$ is the number of lanes per link.
- $M$ is the number of converters per device.
- $F$ is the number of octets per frame clock period, per lane.
- $S$ is the number of samples per frame per converter.


### 8.4.2.4 JESD204B Frame

Table 10 lists the available JESD204B formats and valid ranges for the ADS54J60 when the decimation filter is not used. The ranges are limited by the SERDES lane rate and the maximum ADC sample frequency.

Table 10. Default Interface Rates

| $\mathbf{L}$ | $\mathbf{M}$ | $\mathbf{F}$ | $\mathbf{S}$ | DECIMATION | MINIMUM RATES |  | MAXIMUM RATES |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | SAMPLING <br> RATE (MSPS) | SERDES BIT <br> RATE (Gbps) |  |  |
| 4 | 2 | 1 | 1 | Not used | 250 | 2.5 | 1000 | 10.0 |
| 4 | 2 | 4 | 4 | Not used | 250 | 2.5 | 1000 | 10.0 |
| 8 | 2 | 2 | 4 | Not used | 500 | 2.5 | 1000 | 5.0 |

## NOTE

In the LMFS $=8224$ row of Table 10, the sample order in lane DA2 and DA3 are swapped.

The detailed frame assembly is shown in Table 11.
Table 11. Default Frame Assembly

| PIN | LMFS $=4211$ | LMFS = 4244 |  |  |  | LMFS = 8224 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DA0 |  |  |  |  |  | $\mathrm{A}_{3}[15: 8]$ | $\mathrm{A}_{3}[7: 0]$ |
| DA1 | $\mathrm{A}_{0}[7: 0]$ | $\mathrm{A}_{2}[15: 8]$ | $\mathrm{A}_{2}[7: 0]$ | $\mathrm{A}_{3}[15: 8]$ | $\mathrm{A}_{3}[7: 0]$ | $\mathrm{A}_{2}[15: 8]$ | $\mathrm{A}_{2}[7: 0]$ |
| DA2 | $\mathrm{A}_{0}[15: 8]$ | $\mathrm{A}_{0}[15: 8]$ | $\mathrm{A}_{0}[7: 0]$ | $\mathrm{A}_{1}[15: 8]$ | $\mathrm{A}_{1}[7: 0]$ | $\mathrm{A}_{0}[15: 8]$ | $\mathrm{A}_{0}[7: 0]$ |
| DA3 |  |  |  |  |  | $\mathrm{A}_{1}[15: 8]$ | $\mathrm{A}_{1}[7: 0]$ |
| DB0 |  |  |  | $1{ }^{\prime}$ |  | $\mathrm{B}_{3}[15: 8]$ | $\mathrm{B}_{3}[7: 0]$ |
| DB1 | $\mathrm{B}_{0}[7: 0]$ | $\mathrm{B}_{2}[15: 8]$ | $\mathrm{B}_{2}[7: 0]$ | $\mathrm{B}_{3}[15: 8]$ | $\mathrm{B}_{3}[7: 0]$ | $\mathrm{B}_{2}[15: 8]$ | $\mathrm{B}_{2}[7: 0]$ |
| DB2 | $\mathrm{B}_{0}[15: 8]$ | $\mathrm{B}_{0}[15: 8]$ | $\mathrm{B}_{0}[7: 0]$ | $\mathrm{B}_{1}[15: 8]$ | $\mathrm{B}_{1}[7: 0]$ | $\mathrm{B}_{0}[15: 8]$ | $\mathrm{B}_{0}[7: 0]$ |
| DB3 |  |  |  |  |  | $\mathrm{B}_{1}[15: 8]$ | $\mathrm{B}_{1}[7: 0]$ |

### 8.4.2.5 JESD204B Frame Assembly with Decimation

Table 12 lists the available JESD204B formats and valid ranges for the ADS54J60 when enabling the decimation filter. The ranges are limited by the SERDES line rate and the maximum ADC sample frequency.

Table 13 lists the detailed frame assembly with different decimation options.
Table 12. Interface Rates with Decimation Filter

| L | M | F | S | DECIMATION | MINIMUM RATES |  |  | MAXIMUM RATES |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | DEVICE CLOCK FREQUENCY (MSPS) | $\begin{gathered} \text { OUTPUT } \\ \text { SAMPLE } \\ \text { RATE (MSPS) } \end{gathered}$ | SERDES BIT <br> RATE (Gbps) | DEVICE CLOCK FREQUENCY (MSPS) | OUTPUT SAMPLE RATE (MSPS) | SERDES BIT RATE (Gbps) |
| 4 | 4 | 2 | 1 | 4X (IQ) | 500 | 125 | 2.5 | 1000 | 250 | 5.0 |
| 4 | 2 | 2 | 2 | 2X | 500 | 250 | 2.5 | 1000 | 500 | 5.0 |
| 2 | 2 | 4 | 2 | 2X | 300 | 150 | 3 | 1000 | 500 | 10.0 |
| 2 | 2 | 2 | 1 | 4X | 500 | 125 | 2.5 | 1000 | 250 | 5.0 |
| 2 | 4 | 4 | 1 | 4X (IQ) | 300 | 75 | 3 | 1000 | 250 | 10.0 |
| 1 | 2 | 4 | 1 | 4X | 300 | 75 | 3 | 1000 | 250 | 10.0 |

Table 13. Frame Assembly with Decimation Filter

| PIN | $\begin{aligned} & \text { LMFS }=4222,2 X \\ & \text { DECIMATION } \end{aligned}$ |  | LMFS = 2242, 2 X DECIMATION |  |  |  | LMFS = 2221, 4X DECIMATION |  | LMFS = 2441, 4X DECIMATION (IQ) |  |  |  | $\text { LMFS }=4421,4 X$DECIMATION (IQ) |  | LMFS = 1241, 4X DECIMATION |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DA0 | $\begin{gathered} \text { A1 } \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \mathrm{A} 1 \\ {[7: 0]} \end{gathered}$ |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \text { AQ0 } \\ {[15: 8]} \end{gathered}$ | $\begin{aligned} & \text { AQ0 } \\ & {[7: 0]} \end{aligned}$ |  |  |  |  |
| DA1 | $\begin{gathered} \text { A0 } \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \text { A0 } \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \text { A0 } \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \text { A0 } \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \text { A1 } \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \text { A1 } \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \text { A0 } \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \text { A0 } \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \text { AIO } \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \mathrm{A} 10 \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \text { AQ0 } \\ {[15: 8]} \end{gathered}$ | $\begin{aligned} & \text { AQ0 } \\ & {[7: 0]} \end{aligned}$ | $\begin{gathered} \text { AIO } \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \text { AIO } \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \text { A0 } \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \text { A0 } \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \mathrm{BO} \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \mathrm{BO} \\ {[7: 0]} \end{gathered}$ |
| DA2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DA3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DB0 | $\begin{gathered} \mathrm{B} 1 \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \mathrm{B} 1 \\ {[7: 0]} \end{gathered}$ |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \mathrm{BQ0} \\ {[15: 8]} \end{gathered}$ | $\begin{aligned} & \mathrm{BQ0} \\ & {[7: 0]} \end{aligned}$ |  |  |  |  |
| DB1 | $\begin{gathered} \mathrm{BO} \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \mathrm{B0} \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \text { B0 } \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \mathrm{B0} \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \mathrm{B} 1 \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \mathrm{B} 1 \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \mathrm{BO} \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \mathrm{B0} \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \text { BIO } \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \text { BIO } \\ {[7: 0]} \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { BQ0 } \\ {[15: 8]} \end{array}$ | $\begin{aligned} & \text { BQ0 } \\ & \text { [7:0] } \end{aligned}$ | $\begin{gathered} \text { BIO } \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \mathrm{BIO} \\ {[7: 0]} \end{gathered}$ |  |  |  |  |
| DB2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DB3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 14. Program Summary of DDC Modes and JESD Link Configuration ${ }^{(1)(2)}$

|  | S | TIO |  | DDC MODES PROGRAMMING |  |  |  | JESD LINK (LMFS) PROGRAMMING |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | M | F | S | DECIMATION OPTIONS | DEC MODE EN, DECFIL EN ${ }^{(3)}$ | DECFIL MODE[3:0] ${ }^{(4)}$ | JESD FILTER ${ }^{(5)}$ | JESD MODE ${ }^{(6)}$ | $\begin{aligned} & \text { JESD PLL } \\ & \text { MODE }^{(7)} \end{aligned}$ | LANE SHARE ${ }^{(8)}$ | $\begin{aligned} & \text { DA_BUS }- \\ & \text { REORDER }^{(9)} \end{aligned}$ | DB_BUS REORDER(10) | $\underset{\text { EN1 }^{(11)}}{ }$ | $\begin{gathered} \text { BUS_REORDER }_{\text {EN2 }^{(12)}} \end{gathered}$ |
| 4 | 2 | 1 | 1 | No decimation | 00 | 00 | 000 | 100 | 10 | 0 | 00h | 00h | 0 | 0 |
| 4 | 2 | 4 | 4 | No decimation | 00 | 00 | 000 | 010 | 10 | 0 | 00h | - 00 h | 0 | 0 |
| 8 | 2 | 2 | 4 | No decimation (default after reset) | 00 | 00 | 000 | 001 | 00 | 0 | 00h | 00h | 0 | 0 |
| 4 | 4 | 2 | 1 | 4X (IQ) | 11 | 0011 (LPF with fs / 4 mixer) | 111 | 001 | 00 | 0 | OAh | OAh | 1 | 1 |
| 4 | 2 | 2 | 2 | 2X | 11 | 0010 (LPF) or 0110 (HPF) | 110 | 001 | 00 | 0 | OAh | OAh | 1 | 1 |
| 2 | 2 | 4 | 2 | 2X | 11 | 0010 (LPF) or 0110 (HPF) | 110 | 010 | 10 | 0 | OAh | OAh | 1 | 1 |
| 2 | 2 | 2 | 1 | 4X | 11 | 0000, 0100, 1000, or 1100 (all BPFs with different center frequencies). | 100 | 001 | 00 | 0 | OAh | 0Ah | 1 | 1 |
| 2 | 4 | 4 | 1 | 4X (IQ) | 11 | $0011 \text { (LPF with an } f_{s} / 4$ | 111 | 010 | 10 | 0 | OAh | 0Ah | 1 | 1 |
| 1 | 2 | 4 | 1 | 4X | 11 | 0000, 0100, 1000, or 1100 (all BPFs with different center frequencies) | 100 | 010 | 10 | $1 \bigcirc$ | OAh | 0Ah | 1 | 1 |

(1) Keeping the same LMFS settings for both channels is recommended.
(2) The PULSE RESET register bit must be pulsed after the registers in the main digital page are programmed.
(3) The DEC MODE EN and DECFIL EN register bits are located in the main digital page, register 04Dh (bit 3) and register 041h (bit 4)
(4) The DECFIL MODE[3:0] register bits are located in the main digital page, register 041h (bits 5 and 2-0).
(5) The JESD FILTER register bits are located in the JESD digital page, register 001h (bits 5-3).
(6) The JESD MODE register bits are located in the JESD digital page, register 001h (bits 2:0).
(7) The JESD PLL MODE register bits are located in the JESD analog page, register 016h (bits 1-0).
(8) The LANE SHARE register bit is located in the JESD digital page, register 016h (bit 4).
(9) The DA_BUS_REORDER register bits are located in the JESD digital page, register 031h (bits 7-0).
(10) The DB BUS_REORDER register bits are located in the JESD digital page, register 032h (bits 7-0).
(11) The BUS_REORRDER EN1 register bit is located in the main digital page, register 052h (bit 7).
(12) The BUS_REORDER EN2 register bit is located in the main digital page, register 072h (bit 3).

### 8.4.2.5.1 JESD Transmitter Interface

Each of the 10.0-Gbps SERDES JESD transmitter outputs requires ac coupling between the transmitter and receiver. The differential pair must be terminated with $100-\Omega$ resistors as close to the receiving device as possible to avoid unwanted reflections and signal degradation, as shown in Figure 78.


Figure 78. Output Connection to Receiver

### 8.4.2.5.2 Eye Diagram

Figure 79 to Figure 82 show the serial output eye diagrams of the ADS54J60 at 5.0 Gbps and 10 Gbps with default and increased output voltage swing against the JESD204B mask.


Figure 79. Eye at 5-Gbps Bit Rate with Default Output Swing


Figure 81. Eye at $10-\mathrm{Gbps}$ Bit Rate with Default Output Swing


Figure 80. Eye at 5-Gbps Bit Rate with Increased Output Swing


Figure 82. Eye at $10-\mathrm{Gbps}$ Bit Rate with Increased Output Swing

### 8.5 Register Maps

Figure 83 shows a conceptual diagram of the serial registers.


Figure 83. Serial Interface Registers
The ADS54J60 contains two main SPI banks. The analog SPI bank gives access to the ADC analog blocks and the digital SPI bank controls the interleaving engine and anything related to the JESD204B serial interface. The analog SPI bank is divided into two pages (master and ADC) and the digital SPI bank is divided into three pages (main digital, JESD digital, and JESD analog). Table 15 lists a register map for the ADS54J60.

## Register Maps (continued)

Table 15. Register Map

| REGISTER ADDRESS A[11:0] (Hex) | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GENERAL REGISTERS |  |  |  |  |  |  |  |  |
| 0 | RESET | 0 | 0 | 0 | 0 | 0 | 0 | RESET |
| 3 | JESD BANK PAGE SEL[7:0] |  |  |  |  |  |  |  |
| 4 | JESD BANK PAGE SEL[15:8] |  |  |  |  |  |  |  |
| 5 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | DISABLE BROADCAST |
| 11 | ANALOG BANK PAGE SEL |  |  |  |  |  |  |  |
| MASTER PAGE (80h) |  |  |  |  |  |  |  |  |
| 20 | PDN ADC CHA |  |  |  | PDN ADC CHB |  |  |  |
| 21 | PDN BUFFER CHB |  | PDN BUFFER CHA |  | 0 | 0 | 0 | 0 |
| 23 | PDN ADC CHA |  |  |  | PDN ADC CHB |  |  |  |
| 24 | PDN BUFFER CHB |  | PDN BUFFER CHA |  | 0 | 0 | 0 | 0 |
| 26 | GLOBAL PDN | OVERRIDE PDN PIN | PDN MASK SEL | 0 | 0 | 0 | 0 | 0 |
| 4F | 0 | 0 | 0 | 0 | 0 | 0 | 0 | EN INPUT DC COUPLING |
| 53 | 0 | MASK SYSREF | 0 | 0 | 0 | 0 | EN SYSREF DC COUPLING | SET SYSREF |
| 54 | ENABLE MANUAL SYSREF | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 55 | 0 | 0 | 0 | PDN MASK | 0 | 0 | 0 | 0 |
| 59 | FOVR CHB | 0 | ALWAYS WRITE 1 | 0 | 0 | 0 | 0 | 0 |
| ADC PAGE (0Fh) |  |  |  |  |  |  |  |  |
| 5 F |  |  | $\square$ | FOVR TH | OLD PROG |  |  |  |
| MAIN DIGITAL PAGE (6800h) |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PULSE RESET |
| 41 | 0 | 0 | DECFIL MODE[3] | DECFIL EN | 0 | DECFIL MODE[2:0] |  |  |
| 42 | 0 | 0 | 0 | 0 | 0 | NYQUIST ZONE |  |  |
| 43 | 0 | 0 | 0 | ) 0 | 0 | 0 | 0 | FORMAT SEL |
| 44 | 0 | DIGITAL GAIN |  |  |  |  |  |  |
| 4B | 0 | 0 | FORMAT EN | 0 | 0 | 0 | 0 | 0 |
| 4D | 0 | 0 | 0 | 0 | DEC MODE EN | 0 | 0 | 0 |
| 4E | CTRL NYQUIST | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 52 | $\begin{aligned} & \text { BUS } \\ & \text { REORDE } \end{aligned}$ | 0 | 0 | 0 | 0 | 0 | 0 | DIG GAIN EN |

INSTRUMENTS

## Register Maps (continued)

Table 15. Register Map (continued)

| REGISTER ADDRESS | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A[11:0] (Hex) | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 72 | 0 | 0 | 0 | 0 | $\begin{gathered} \text { BUS } \\ \text { REORDER EN2 } \end{gathered}$ | $0$ | 0 | 0 |
| AB | 0 | 0 | 0 | 0 | 0 | 0 | 0 | LSB SEL EN |
| AD | 0 | 0 | 0 | 0 | 0 | 0 |  |  |
| F7 | 0 | 0 | 0 | 0 | 0 | $\bigcirc$ | 0 | DIG RESET |
| JESD DIGITAL PAGE (6900h) |  |  |  |  |  |  |  |  |
| 0 | CTRL K | 0 | 0 | TESTMODE EN | FLIP ADC DATA | LANE ALIGN | FRAME ALIGN | TX LINK DIS |
| 1 | SYNC REG | SYNC REG EN | JESD FILTER |  |  | JESD MODE |  |  |
| 2 | LINK LAYER TESTMODE |  |  | LINK LAYER RPAT | LMFC MASK RESET | 0 | 0 | 0 |
| 3 | FORCE LMFC COUNT | LMFC COUNT INIT |  |  |  |  | RELEASE ILANE SEQ |  |
| 5 | SCRAMBLE EN | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 6 | 0 | 0 | 0 | FRAMES PER MULTI FRAME (K) |  |  |  |  |
| 7 | 0 | 0 | 0 | 0 | SUBCLASS | 0 | 0 | 0 |
| 16 | 1 | 0 | 0 | LANE SHARE | 0 | 0 | 0 | 0 |
| 31 | DA_BUS_REORDER[7:0] |  |  |  |  |  |  |  |
| 32 | DB_BUS_REORDER[7:0] |  |  |  |  |  |  |  |
| JESD ANALOG PAGE (6A00h) |  |  |  |  |  |  |  |  |
| 12 | SEL EMP LANE 1 |  |  |  |  |  | 0 | 0 |
| 13 | SEL EMP LANE 0 |  |  |  |  |  | 0 | 0 |
| 14 | SEL EMP LANE 2 |  |  |  |  |  | 0 | 0 |
| 15 | SEL EMP LANE 3 |  |  |  |  |  | 0 | 0 |
| 16 | 0 | 0 | 0 | 0 | 0 | 0 | JESD PLL MODE |  |
| 17 | 0 | PLL RESET | 0 | 0 | 0 | 0 | 0 | 0 |
| 1A | 0 | 0 | 0 | 0 | 0 | 0 | FOVR CHA | 0 |
| 1B | JESD SWING |  |  | - 0 | FOVR CHA EN | 0 | 0 | 0 |

### 8.5.1 Example Register Writes

This section provides three different example register writes. Table 16 describes a global power-down register write, Table 17 describes the register writes when the default lane setting (eight active lanes per device) is changed to four active lanes (LMFS $=4211$ ), and Table 18 describes the register writes for 2 X decimation with four active lanes (LMFS = 4222).

Table 16. Global Power Down

| ADDRESS (Hex) | DATA (Hex) | COMMENT |
| :---: | :---: | :--- |
| $0-011 \mathrm{~h}$ | 80 h | Set the master page |
| $0-026 \mathrm{~h}$ | C0h | Set the global power-down |

Table 17. Two Lanes per Channel Mode (LMFS = 4211)

| ADDRESS (Hex) | DATA (Hex) |  |
| :---: | :---: | :--- |
| $4-004 \mathrm{~h}$ | 69 h | Select the JESD digital page |
| $4-003 \mathrm{~h}$ | 00 h | Select the JESD digital page |
| $6-001 \mathrm{~h}$ | 02 h | Select the digital to 40X mode |
| $4-004 \mathrm{~h}$ | 6 h | Select the JESD analog page |
| $6-016 \mathrm{~h}$ | 02 h | Set the SERDES PLL to 40X mode |

Table 18. 2X Decimation (LPF for Both Channels) with Four Active Lanes (LMFS = 4222)

| ADDRESS (Hex) | DATA (Hex) |  |
| :---: | :---: | :--- |
| $4-004 \mathrm{~h}$ | 68 h | Select the main digital page (6800h) |
| $4-003 \mathrm{~h}$ | 00 h | Select the main digital page (6800h) |
| $6-041 \mathrm{~h}$ | 12 h | Set decimate-by-2 (low-pass filter) |
| $6-04 \mathrm{~h}$ | 08 h | Enable decimation filter control |
| $6-072 \mathrm{~h}$ | 08 h | BUS_REORDER EN2 |
| $6-052 \mathrm{~h}$ | 80 h | BUS_REORDER EN1 |
| $6-000 \mathrm{~h}$ | 01 h | Pulse the PULSE RESET bit (so that register writes to the main digital page go into effect). |
| $6-000 \mathrm{~h}$ | 00 h |  |
| $4-004 \mathrm{~h}$ | 69 h | Select the JESD digital page $(6900 \mathrm{~h})$ |
| $4-003 \mathrm{~h}$ | 00 h | Select the JESD digital page $(6900 \mathrm{~h})$ |
| $6-031 \mathrm{~h}$ | 0 h | Output bus reorder for channel A |
| $6-032 \mathrm{~h}$ | 0 h | Output bus reorder for channel B |
| $6-001 \mathrm{~h}$ | 31 h | Program the JESD MODE and JESD FILTER register bits for LMFS = 4222. |

### 8.5.2 Register Descriptions

### 8.5.2.1 General Registers

### 8.5.2.1.1 Register Oh (address = Oh)

Figure 84. Register Oh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 |  |
| W-Oh | $W-O h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | W-Oh | W-0h |

LEGEND: $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 19. Register Oh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | RESET | W | Oh | $0=$ Normal operation <br> $1=$ Internal software reset, clears back to 0 |
| $6-1$ | 0 | W | Oh | Must write 0 |
| 0 | RESET | W | Oh | $0=$ Normal operation <br> $1=$ Internal software reset, clears back to 0 |

### 8.5.2.1.2 Register 3h (address = 3h)

Figure 85. Register 3h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

LEGEND: R/W = Read/Write; -n = value after reset
Table 20. Register 3h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | JESD BANK PAGE SEL[7:0] | R/W | Oh | Program these bits to access the desired page in the JESD <br> bank. |
|  |  |  |  | $6800 \mathrm{~h}=$ Main digital page selected <br> $6900 \mathrm{~h}=$ JESD digital page selected |
|  |  |  |  | 6 A00h $=$ JESD analog page selected |

### 8.5.2.1.3 Register 4h (address = 4h)

Figure 86. Register 4h


LEGEND: R/W = Read/Write; -n = value after reset
Table 21. Register 4h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | JESD BANK PAGE SEL[15:8] | R/W | Oh | Program these bits to access the desired page in the JESD <br> bank. <br>  |
|  |  |  |  | 6800h = Main digital page selected <br> $6900 \mathrm{~h}=$ JESD digital page selected <br> 6A00h = JESD analog page selected |

### 8.5.2.1.4 Register 5h (address = 5h)

Figure 87. Register 5h

| 7 | 6 | 5 | 4 | 3 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | DISABLE BROADCAST |
| W-Oh | $\mathrm{W}-\mathrm{Oh}$ | $\mathrm{W}-\mathrm{Oh}$ | $\mathrm{W}-0 \mathrm{~h}$ | $\mathrm{~W}-0 \mathrm{~h}$ | $\mathrm{~W}-0 \mathrm{~h}$ | $\mathrm{~W}-0 \mathrm{~h}$ | $\mathrm{R} / \mathrm{W}-0 \mathrm{~h}$ |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 22. Register 5h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | DISABLE BROADCAST | R/W | Oh | $0=$ Normal operation. Channel A and B are programmed as a pair. <br> $1=$ Channel A and B can be individually programmed based on the <br> CH bit. |

### 8.5.2.1.5 Register 11h (address $=11 \mathrm{~h}$ )

Figure 88. Register 11h

| 7 | 6 | 5 | 4 | 3 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | ANALOG PAGE SEL | 0 |  |  |  |
| R/W-Oh |  |  |  |  |  |

LEGEND: R/W = Read/Write; $-\mathrm{n}=$ value after reset
Table 23. Register 11h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | ANALOG BANK PAGE SEL | R/W | Oh | Program these bits to access the desired page in the analog bank. <br> Master page $=80 \mathrm{~h}$ <br> ADC page $=$ 0Fh |

### 8.5.2.2 Master Page (080h) Registers

### 8.5.2.2.1 Register 20 h (address $=20 \mathrm{~h}$ ), Master Page ( 080 h )

Figure 89. Register 20h

| 7 | 6 | 4 | 3 |
| :---: | :---: | :---: | :---: |

LEGEND: R/W = Read/Write; $-\mathrm{n}=$ value after reset
Table 24. Registers 20h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-4$ | PDN ADC CHA | R/W | Oh | There are two power-down masks that are controlled via the |
| $3-0$ | PDN ADC CHB | R/W | Oh | PDN mask register bit in address 55h. The power-down mask 1 <br> or mask 2 are selected via register bit 5 in address 26h. <br> Power-down mask 1: addresses 20h and 21h. <br> Power-down mask 2: addresses 23h and 24h. <br> 0Fh = Power-down CHB only. <br> FOh = Power-down CHA only. <br> FFh = Power-down both. |

### 8.5.2.2.2 Register 21h (address = 21h), Master Page (080h)

Figure 90. Register 21h

| 7 | 6 | 5 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PDN BUFFER CHB | PDN BUFFER CHA | 0 | 0 | 0 | 0 |
| R/W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; -n = value after reset
Table 25. Register 21h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-6$ | PDN BUFFER CHB | R/W | Oh | There are two power-down masks that are controlled via the |
| PDN mask register bit in address 55h. The power-down mask 1 |  |  |  |  |
| or mask 2 are selected via register address 26h, bit 5. |  |  |  |  |
| Power-down mask 1: addresses 20h and 21h. |  |  |  |  |
| Power-down mask 2: addresses 23h and 24h. |  |  |  |  |
| There are two buffers per channel. One buffer drives two ADC |  |  |  |  |
| cores. |  |  |  |  |
| PDN BUFFER CHx: |  |  |  |  |
| P-4 | PDN BUFFER CHA | R/W | Oh | $11=$ Both buffers of a channel are active. <br> $01-10=$ Do not use. |
| $3-0$ | 0 |  |  |  |

### 8.5.2.2.3 Register 23h (address = 23h), Master Page (080h)

Figure 91. Register 23h

| 7 | 6 | 4 | 3 |
| :--- | :--- | :--- | :--- |
| PDN ADC CHA | 2 | 1 |  |
| R/W-Oh |  | PDN ADC CHB | R/W-Oh |

LEGEND: R/W = Read/Write; $-\mathrm{n}=$ value after reset
Table 26. Register 23h Field Descriptions
\(\left.$$
\begin{array}{|l|l|l|l|l|}\hline \text { Bit } & \text { Field } & \text { Type } & \text { Reset } & \text { Description } \\
\hline 7-4 & \text { PDN ADC CHA } & \text { R/W } & \text { Oh } & \text { There are two power-down masks that are controlled via the } \\
\hline \text { 3-0 } & \text { PDN ADC CHB } & \text { R/W } & \text { Oh } & \begin{array}{l}\text { PDN mask register bit in address 55h. The power-down mask 1 } \\
\text { or mask 2 are selected via register address 26h, bit 5. } \\
\text { Power-down mask 1: addresses 20h and 21h. }\end{array}
$$ <br>

Power-down mask 2: addresses 23h and 24h.\end{array}\right\}\)| OFh = Power-down CHB only. |
| :--- |
| FOh = Power-down CHA only. |
| FFh = Power-down both. |

### 8.5.2.2.4 Register 24h (address = 24h), Master Page (080h)

Figure 92. Register 24h

| 7 | 6 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PDN BUFFER CHB | PDN BUFFER CHA | 0 | 0 | 0 | 0 |
| R/W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; -n = value after reset
Table 27. Register 24h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-6$ | PDN BUFFER CHB | R/W | Oh | There are two power-down masks that are controlled via the <br> PDN mask register bit in address 55h. The power-down mask 1 <br> or mask 2 are selected via register address 26h, bit 5. <br> Power-down mask 1: addresses 20h and 21h. <br> Power-down mask 2: addresses 23h and 24h. <br> Power-down mask 2: addresses 23h and 24h. <br> There are two buffers per channel. One buffer drives two ADC <br> cores. <br> PDN BUFFER CHx: <br> 00 = Both buffers of a channel are active. <br> $11=$ Both buffers are powered down. <br> 01-10 = Do not use. |
|  | PDN BUFFER CHA | R/W | Oh |  |
| $3-0$ | 0 |  | W | Oh |

### 8.5.2.2.5 Register 26h (address = 26h), Master Page (080h)

Figure 93. Register 26h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GLOBAL PDN | OVERRIDE <br> PDN PIN | PDN MASK <br> SEL | 0 | 0 | 0 | 0 |
| R/W-Oh | R/W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 28. Register 26h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | GLOBAL PDN | R/W | Oh | Bit 6 (OVERRIDE PDN PIN) must be set before this bit can be <br> programmed. <br> $0=$ Normal operation <br> $1=$ Global power-down via the SPI |
| 6 | OVERRIDE PDN PIN | R/W | Oh | This bit ignores the power-down pin control. <br> $0=$ Normal operation <br> $1=$ Ignores inputs on the power-down pin |
| 5 | PDN MASK SEL | R/W | Oh | This bit selects power-down mask 1 or mask 2. <br> $0=$ Power-down mask 1 <br> 1 Power-down mask 2 |
| $4-0$ | 0 | W | Oh | Must write 0 |

### 8.5.2.2.6 Register 4Fh (address = 4Fh), Master Page (080h)

Figure 94. Register 4Fh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | EN INPUT DC COUPLING |
| W-Oh | W-Oh | W-Oh | W-Oh | W-0h | W-Oh | W-Oh | R/W-Oh |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 29. Register 4Fh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | EN INPUT DC COUPLING | R/W | Oh | Enables DC coupling between analog inputs and driver by <br> changing internal biasing resistor between analog inputs and <br> VCM from $600-\Omega$ to $5 \mathrm{k}-\Omega$ <br> $0=$ DC-coupling support disabled <br> $1=\mathrm{DC}-$ coupling support enabled |

### 8.5.2.2.7 Register 53h (address = 53h), Master Page (080h)

Figure 95. Register 53h

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | MASK <br> SYSREF | 0 | 0 | 0 | 0 | EN SYSREF <br> DC COUPLING | SET SYSREF |
| W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh | R/W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 30. Register 53h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | 0 | W | Oh | Must write 0 |
| 6 | MASK SYSREF | R/W | Oh | $0=$ Normal operation <br> $1=$ Ignores the SYSREF input |
| $5-2$ | 0 | W | Oh | Must write 0 |

### 8.5.2.2.8 Register 54h (address =54h), Master Page (080h)

Figure 96. Register 54h

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ENABLE <br> MANUAL <br> SYSREF | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 31. Register 54h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | ENABLE MANUAL SYSREF | R/W | Oh | This bit enables manual SYSREF |
| $6-0$ | 0 | W | Oh | Must write 0 |

### 8.5.2.2.9 Register 55h (address = 55h), Master Page (080h)

Figure 97. Register 55h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | PDN MASK | 0 | 0 | 0 |
| W-Oh | W-Oh | W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 32. Register 55h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-5$ | 0 | W | Oh | Must write 0 |
| 4 | PDN MASK | R/W | Oh | This bit enables power-down via a register bit. <br> $0=$ Normal operation <br> $1=$ Power-down is enabled by powering down internal blocks as <br> specified in the selected power-down mask |
| $3-0$ | 0 | W | Oh | Must write 0 |

### 8.5.2.2.10 Register 59h (address =59h), Master Page (080h)

Figure 98. Register 59h

| 7 | 6 | 5 | 4 | 3 | 2 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FOVR CHB | 0 | ALWAYS WRITE 1 | 0 | 0 | 0 | 0 | 0 |
| W-Oh | W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 33. Register 59h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | FOVR CHB | W | Oh | Outputs FOVR signal for channel B on the SDOUT pin. <br> $0=$ normal operation <br> 1 FOVR on SDOUT pin |
| 6 | 0 | W | Oh | Must write 0 |
| 5 | ALWAYS WRITE 1 | R/W | Oh | Must write 1 |
| $4-0$ | 0 | W | Oh | Must write 0 |

### 8.5.2.3 ADC Page (OFh) Register

### 8.5.2.3.1 Register 5F (address = 5F), ADC Page (0Fh)

Figure 99. Register 5F

| 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | FOVR THRESHOLD PROG |  |  |  |  |

LEGEND: R/W = Read/Write; -n = value after reset
Table 34. Register 5F Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | FOVR THRESHOLD PROG | R/W | E3h | Program the fast OVR thresholds together for channel A and B, <br> as described in the Overrange Indication section. |

### 8.5.2.4 Main Digital Page (6800h) Registers

### 8.5.2.4. Register Oh (address = Oh), Main Digital Page (6800h)

Figure 100. Register Oh

| 7 | 6 | 5 | 4 | 3 | 2 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | PULSE RESET |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 35. Register Oh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | PULSE RESET | R/W | Oh | Must be pulsed after power-up or after configuring registers in <br> the main digital page of the JESD bank. Any register bits in the <br> main digital page (6800h) take effect only after this bit is pulsed; <br> see the Start-Up Sequence section for the correct sequence. <br> $0=$ Normal -peration <br> $0 \rightarrow 1 \rightarrow 0=$ Bit is pulsed |

### 8.5.2.4.2 Register 41h (address $=41 \mathrm{~h})$, Main Digital Page (6800h)

Figure 101. Register 41h

| 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | DECFIL MODE[3] | DECFIL EN | 0 | 1 |
| $W-0 h$ | $W-0 h$ | R/W-Oh | R/W-0h | W-0h | DECFIL MODE[2:0] |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 36. Register 41h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-6$ | 0 | W | Oh | Must write 0 |
| 5 | DECFIL MODE[3] | R/W | Oh | This bit selects the decimation filter mode. Table 37 lists the bit <br> settings. <br> The decimation filter control (DEC MODE EN, register 4Dh, bit 3) and <br> decimation filter enable (DECFIL EN, register 41h, bit 4) must be <br> enabled. |
| 4 | DECFIL EN | R/W | Oh | Enables the digital decimation filter <br> = = Normal operation, full rate output <br> = Digital decimation enabled |
| 3 | 0 | W | Oh | Must write 0 |
| $2-0$ | DECFIL MODE[2:0] | R/W | Oh | These bits select the decimation filter mode. Table 37 lists the bit <br> settings. <br> The decimation filter control (DEC MODE EN, register 4Dh, bit 3) and <br> decimation filter enable (DECFIL EN, register 41h, bit 4) must be <br> enabled. |

Table 37. DECFIL MODE Bit Settings

| BITS (5, 2-0) | FILTER MODE | DECIMATION |
| :---: | :---: | :---: |
| 0000 | Band-pass filter centered on $3 \times \mathrm{f}_{\text {S }} / 16$ | 4X |
| 0100 | Band-pass filter centered on $5 \times \mathrm{f}_{\text {S }} / 16$ | 4X |
| 1000 | Band-pass filter centered on $1 \times \mathrm{f}_{\text {S }} / 16$ | 4X |
| 1100 | Band-pass filter centered on $7 \times \mathrm{f}_{\text {S }} / 16$ | 4X |
| 0010 | Low-pass filter | 2 X |
| 0110 | High-pass filter | 2 X |
| 0011 | Low-pass filter with $\mathrm{f}_{\text {S }} / 4$ mixer | 4X (IQ) |

ADS54J60
www.ti.com

### 8.5.2.4.3 Register 42h (address $=42 \mathrm{~h})$, Main Digital Page (6800h)

Figure 102. Register 42h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | NYQUIST ZONE |  |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh |  |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 38. Register 42h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-3$ | 0 | W | Oh | Must write 0 |
| $2-0$ | NYQUIST ZONE | R/W | Oh | The Nyquist zone must be selected for proper interleaving <br> correction. Control must be enabled (register 4Eh, bit 7 ). <br> $000=1$ st Nyquist zone (0 MHz to 500 MHz$)$ <br>  |
|  |  |  | $001=2 \mathrm{nd}$ Nyquist zone (500 MHz to 1000 MHz) <br> $010=3 \mathrm{rd}$ Nyquist zone (1000 MHz to 1500 MHz) <br> All others = Not used |  |

### 8.5.2.4.4 Register 43h (address = 43h), Main Digital Page (6800h)

Figure 103. Register 43h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | FORMAT SEL |
| W-Oh | W-Oh | W-Oh | W-Oh | $W-0 h$ | $W-0 h$ | W-Oh |  |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; -n = value after reset
Table 39. Register 43h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | FORMAT SEL | R/W | Oh | Changes the output format. Set the FORMAT EN bit to enable <br> control using this bit. <br> $0=$ Twos complement <br> $1=$ Offset binary |

### 8.5.2.4.5 Register 44h (address $=44 \mathrm{~h})$, Main Digital Page (6800h)

Figure 104. Register 44h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  | DIGITAL GAIN |  |  |  |
| R/W-Oh |  | R/W-Oh |  |  |  |  |

LEGEND: R/W = Read/Write; -n = value after reset
Table 40. Register 44h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | 0 | R/W | Oh | Must write 0 |
| $6-0$ | DIGITAL GAIN | R/W | Oh | Digital gain setting. Digital gain must be enabled (register 52h, <br> bit 0). <br> Gain in $\mathrm{dB}=20$ olog (digital gain / 32) <br> $7 \mathrm{Fh}=127$ which equals digital gain of 9.5 dB |

### 8.5.2.4.6 Register 4Bh (address = 4Bh), Main Digital Page (6800h)

Figure 105. Register 4Bh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | FORMAT EN | 0 | 0 | 0 | 0 | 0 |
| W-Oh | W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 41. Register 4Bh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-6$ | 0 | W | Oh | Must write 0 |
| 5 | FORMAT EN | R/W | Oh | This bit enables control for data format selection using the <br> FORMAT SEL register bit. <br> 0 = Default, output is in twos complement format <br> $1=$ Output is in offset binary format after FORMAT SEL bit is <br> also set |
| $4-0$ | 0 | W | Oh | Must write 0 |

### 8.5.2.4.7 Register 4Dh (address = 4Dh), Main Digital Page (6800h)

Figure 106. Register 4Dh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | DEC MOD EN | 0 | 0 | 0 |
| W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 42. Register 4Dh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-4 | 0 | W | Oh | Must write 0 |
| 3 | DEC MOD EN | R/W | Oh | This bit enables control of decimation filter mode via the DECFIL MODE[3:0] register bits. <br> $0=$ Default <br> 1 = Decimation modes control is enabled |
| 2-0 | 0 | W | Oh | Must write 0 |

ADS54J60
www.ti.com

### 8.5.2.4.8 Register 4Eh (address = 4Eh), Main Digital Page (6800h)

Figure 107. Register 4Eh

| 7 | 6 | 5 | 4 | 3 | 2 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CTRL NYQUIST | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-Oh | W-Oh | W-Oh | W-0h | W-Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 43. Register 4Eh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | CTRL NYQUIST | R/W | Oh | This bit enables selecting the Nyquist zone using register 42h, <br> bits 2-0. <br> $0=$ Selection disabled <br> $1=$ Selection enabled |
| $6-0$ | 0 | W | Oh | Must write 0 |

### 8.5.2.4.9 Register 52h (address = 52h), Main Digital Page (6800h)

Figure 108. Register 52h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BUS_REORDER_EN1 | 0 | 0 | 0 | 0 | 0 | 0 | DIG GAIN EN |
| W-Oh | W-0h | W-0h | W-0h | W-0h | W-0h | W-0h |  |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 44. Register 52h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | BUS_REORDER_EN1 | R/W | Oh | Must write 1 in DDC mode only |
| $6-1$ | 0 | W | Oh | Must write 0 |
| 0 | DIG GAIN EN | R/W | Oh | Enables selecting the digital gain for register 44h. <br> $0=$ Digital gain disabled <br> $1=$ Digital gain enabled |

### 8.5.2.4.10 Register 72h (address = 72h), Main Digital Page (6800h)

Figure 109. Register 72h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | BUS_REORDER_EN2 | 0 | 0 |
| W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 45. Register 72h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-4$ | 0 | W | Oh | Must write 0 |
| 3 | BUS_REORDER_EN2 | R/W | Oh | Must write a 1 in DDC mode only |
| $2-0$ | 0 | W | Oh | Must write 0 |

### 8.5.2.4.11 Register ABh (address = ABh), Main Digital Page (6800h)

Figure 110. Register ABh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | LSB SEL EN |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 46. Register ABh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | LSB SEL EN | R/W | Oh | Enable control for the LSB SELECT register bit. <br> $0=$ Default <br> $1=$ The LSB of 16-bit ADC data can be programmed as fast <br> OVR using the LSB SELECT bit. |

### 8.5.2.4.12 Register ADh (address = ADh), Main Digital Page (6800h)

Figure 111. Register ADh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | LSB SELECT |
| $W-0 h$ | $W-O h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | $R / W-O h$ |  |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 47. Register ADh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-2$ | 0 | W | Oh | Must write 0 |

8.5.2.4.13 Register F7h (address = F7h), Main Digital Page (6800h)

Figure 112. Register F7h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $W-0 h$ | $W-O h$ | $W-0 h$ | $W-0 h$ | $W$ | WIG RESET |  |

LEGEND: $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 48. Register F7h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | DIG RESET | W | Oh | Self-clearing reset for the digital block. Does not include the <br> interleaving correction. <br> $0=$ Normal operation <br> 1 Digital reset |

### 8.5.2.5 JESD Digital Page (6900h) Registers

### 8.5.2.5.1 Register Oh (address = Oh), JESD Digital Page (6900h)

Figure 113. Register Oh

| 7 | 6 | 5 | 4 | 3 | 2 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CTRL K | 0 | 0 | TESTMODE <br> EN | FLIP ADC <br> DATA | LANE ALIGN | FRAME ALIGN | TX LINK DIS |
| R/W-0h | W-Oh | W-0h | R/W-Oh | R/W-Oh | R/W-Oh | R/W-Oh | R/W-0h |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 49. Register Oh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | CTRL K | R/W | Oh | Enable bit for a number of frames per multi frame. <br> $0=$ = Default is five frames per multi frame <br> $1=$ Frames per multi frame can be set in register 06h |
| $6-5$ | 0 | W | Oh | Must write 0 |

### 8.5.2.5.2 Register 1h (address = 1h), JESD Digital Page (6900h)

Figure 114. Register 1h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYNC REG | SYNC REG EN | JESD FILTER |  | JESD MODE |  |  |
| R/W-Oh | R/W-Oh | R/W-Oh | R/W-01h |  |  |  |

LEGEND: R/W = Read/Write; - $\mathrm{n}=$ value after reset
Table 50. Register 1h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | SYNC REG | R/W | Oh | Register control for sync request. <br> $0=$ Normal operation <br> = ADC output data are replaced with K28.5 characters. Register <br> bit SYNC REG EN must also be set to 1. |
| 6 | SYNC REG EN | R/W | Oh | Enables register control for sync request. <br> $0=$ Use the SYNC pin for sync requests <br> $1=$ Use the SYNC REG register bit for sync requests |
| $5-3$ | JESD FILTER | R/W | Oh | These bits and the JESD MODE bits set the correct LMFS <br> configuration for the JESD interface. The JESD FILTER setting <br> must match the configuration in the decimation filter page. <br> 000 = Filter bypass mode <br> See Table 51 for valid combinations for register bits JESD FILTER <br> along with JESD MODE. |
| $2-0$ | JESD MODE | R/W | 01h | These bits select the number of serial JESD output lanes per ADC. <br> The JESD PLL MODE register bit located in the JESD analog page <br> must also be set accordingly. <br> 001 = Default after reset(Eight active lanes) <br> See Table 51 for valid combinations for register bits JESD FILTER <br> along with JESD MODE. |

Table 51. Valid Combinations for JESD FILTER and JESD MODE Bits

| REGISTER BIT JESD FILTER | REGISTER BIT JESD MODE | DECIMATION FACTOR | NUMBER OF ACTIVE LANES <br> PER DEVICE |
| :---: | :---: | :---: | :--- |
| 000 | 100 | No decimation | Four lanes are active |
| 000 | 010 | No decimation | Four lanes are active |
| 000 | 001 | No decimation <br> (default after reset) | Eight lanes are active |
| 111 | 001 | 4 X (IQ) | Four lanes are active |
| 110 | 001 | 2 X | Four lanes are active |
| 110 | 010 | 2 X | Two lanes are active |
| 100 | 001 | 4 X | Two lanes are active |
| 111 | 010 | $4 \mathrm{X}(\mathrm{IQ})$ | Two lanes are active |
| 100 | 010 | 4 X | One lane is active |

### 8.5.2.5.3 Register 2h (address = 2h), JESD Digital Page (6900h)

Figure 115. Register 2h

| 7 | 6 | 5 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 5 |  | 3 | 0 | 0 |
| LINK LAYER TESTMODE | LINK LAYER RPAT | LMFC MASK RESET | 0 | 0 | 0 |
| R/W-Oh | R/W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 52. Register 2h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-5$ | LINK LAYER TESTMODE | R/W | Oh | These bits generate a pattern according to clause 5.3.3.8.2 of the <br> JESD204B document. <br> 000 = Normal ADC data <br> 001 = D21.5 (high-frequency jitter pattern) <br> $010=$ K28.5 (mixed-frequency jitter pattern) <br> 011 = Repeat initial lane alignment (generates a K28.5 character <br> and continuously repeats lane alignment sequences) <br> $100=12$ octet RPAT jitter pattern <br> All others = Not used |
| 4 | LINK LAYER RPAT | R/W | Oh | This bit changes the running disparity in the modified RPAT pattern <br> test mode (only when the link layer test mode $=100)$. <br> $0=$ Normal operation <br> 1 = Changes disparity |
| 3 | LMFC MASK RESET | R/W | Oh | Mask LMFC reset coming to digital block. <br> $0=$ LMFC reset is not masked <br> 1 = Ignore LMFC reset request |
| $2-0$ | 0 | W | Oh | Must write 0 |

### 8.5.2.5.4 Register 3h (address = 3h), JESD Digital Page (6900h)

Figure 116. Register 3h

| 7 | 6 | 5 | 4 | 3 |
| :---: | :---: | :---: | :---: | :---: |
| FORCE LMFC <br> COUNT |  | LMFC COUNT INIT | 2 | 1 |
| R/W-Oh |  | R/W-Oh | RELEASE ILANE SEQ |  |

LEGEND: R/W = Read/Write; $-\mathrm{n}=$ value after reset
Table 53. Register 3h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | FORCE LMFC COUNT | R/W | Oh | This bit forces the LMFC count. <br> $0=$ Normal operation <br> $1=$ Enables using a different starting value for the LMFC <br> counter |
| $6-2$ | MASK SYSREF | R/W | Oh | When SYSREF transmits to the digital block, the LMFC count <br> resets to 0 and K28.5 stops transmitting when the LMFC count <br> reaches 31. The initial value that the LMFC count resets to can <br> be set using LMFC COUNT INIT. In this manner, the receiver <br> can be synchronized early because it receives the LANE <br> ALIGNMENT SEQUENCE early. The FORCE LMFC COUNT <br> register bit must be enabled. |
| $1-0$ | RELEASE ILANE SEQ |  | R/W | Oh |
|  |  | These bits delay the generation of the lane alignment sequence <br> by $0,1,2$ or 3 multi frames after the code group synchronization. <br> $00=0$ <br> $01=1$ <br> $10=2$ |  |  |

### 8.5.2.5.5 Register 5h (address = 5h), JESD Digital Page (6900h)

Figure 117. Register 5h

| 7 | 6 | 5 | 4 | 3 | 2 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCRAMBLE EN | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-Undefined | W-Oh | W-0h | W-Oh | W-0h | W-Oh | W-0h |  |

LEGEND: R/W = Read/Write; $W=$ Write only; $-\mathrm{n}=$ value after reset
Table 54. Register 5h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | SCRAMBLE EN | R/W | Undefined | Scramble enable bit in the JESD204B interface. <br> $0=$ Scrambling disabled <br> = Scrambling enabled |
| $6-0$ | 0 | W | Oh | Must write 0 |

ADS54J60
www.ti.com

### 8.5.2.5.6 Register 6h (address = 6h), JESD Digital Page (6900h)

Figure 118. Register 6h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 |  | FRAMES PER MULTI FRAME (K) |  |  |
| W-Oh | W-Oh | W-Oh | R/Wh |  |  |  |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 55. Register 6h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-5$ | 0 | W | Oh | Must write 0 |
| $4-0$ | FRAMES PER MULTI FRAME (K) | R/W | 8 h | These bits set the number of multi frames. <br> Actual K is the value in hex +1 (that is, 0 Fh is $\mathrm{K}=16$ ). |

### 8.5.2.5.7 Register 7h (address = 7h), JESD Digital Page (6900h)

Figure 119. Register 7h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | SUBCLASS | 0 | 0 |  |
| $W-0 h$ | $W-O h$ | $W-0 h$ | R/W-1h | W-0h | W-0h |  |  |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 56. Register 7h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-4$ | 0 | W | Oh | Must write 0 |
| 3 | SUBCLASS | R/W | 1 h | This bit sets the JESD204B subclass. <br> 000 = Subclass 0 backward compatible with JESD204A <br> $001=$ Subclass 1 deterministic latency using the SYSREF signal |
| $2-0$ | 0 | W | Oh | Must write 0 |

### 8.5.2.5.8 Register 16h (address = 16h), JESD Digital Page (6900h)

Figure 120. Register 16h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | LANE SHARE | 0 | 0 | 0 | 0 |
| W-1h | W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 57. Register 16h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | 1 | W | 1h | Must write 1 |
| $6-5$ | 0 | W | Oh | Must write 0 |
| 4 | LANE SHARE | R/W | Oh | When using decimate-by-4, the data of both channels are output <br> over one lane (LMFS $=1241)$. <br> $0=$ Normal operation (each channel uses one lane) |
| (Lane sharing is enabled, both channels share one lane |  |  |  |  |
| (LMFS = 1241) |  |  |  |  |

### 8.5.2.5.9 Register 31h (address = 31h), JESD Digital Page (6900h)

Figure 121. Register 31h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | DA_BUS_REORDER[7:0] |

LEGEND: R/W = Read/Write; -n = value after reset
Table 58. Register 31h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | DA_BUS_REORDER[7:0] | R/W | Oh | Use these bits to program output connections between data <br> streams and output lanes in decimate-by-2 and decimate-by-4 <br> mode. Table 14 lists the supported combinations of these bits. |

### 8.5.2.5.10 Register 32h (address = 32h), JESD Digital Page (6900h)

Figure 122. Register 32h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :---: | :--- | :--- | :--- |

LEGEND: R/W = Read/Write; -n = value after reset
Table 59. Register 32h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | DB_BUS_REORDER[7:0] | R/W | Oh | Use these bits to program output connections between data <br> streams and output lanes in decimate-by-2 and decimate-by-4 <br> mode. Table 14 lists the supported combinations of these bits. |

### 8.5.2.6 JESD Analog Page (6A00h) Register

### 8.5.2.6.1 Register 12h-5h (address = 12h-5h), JESD Analog Page (6A00h)

Figure 123. Register 12h

| 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | SEL EMP LANE 1 |  | 0 |  |  |
|  |  | ALWAYS |  |  |  |
|  | R/W-Oh | WRITE 1 |  |  |  |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Figure 124. Register 13h

| 7 | 6 | 5 | 4 | 3 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | SEL EMP LANE 0 | 0 | 0 |  |  |
| R/W-Oh | W-0h | 0 |  |  |  |

LEGEND: R/W = Read/Write; $W=$ Write only; $-\mathrm{n}=$ value after reset
Figure 125. Register 14h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SEL EMP LANE 2 |  | 0 | 0 |  |  |
|  | R/W-Oh |  |  |  |  |  |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Figure 126. Register 15h

| 7 | 6 | 5 | 4 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | SEL EMP LANE 3 |  | 0 |  |  |
|  | R/W-Oh |  | 0 |  |  |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 60. Register 12h-15h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-2 | SEL EMP LANE | R/W | Oh | Selects the amount of de-emphasis for the JESD output transmitter. The de-emphasis value in dB is measured as the ratio between the peak value after the signal transition to the settled value of the voltage in one bit period. $\begin{aligned} & 000000=0 \mathrm{~dB} \\ & 000001=-1 \mathrm{~dB} \\ & 000011=-2 \mathrm{~dB} \\ & 000111=-4.1 \mathrm{~dB} \\ & 001111=-6.2 \mathrm{~dB} \\ & 011111=-8.2 \mathrm{~dB} \\ & 111111=-11.5 \mathrm{~dB} \end{aligned}$ |
| 1-0 | 0 | W-Oh | Oh | Must write 0 |

### 8.5.2.6.2 Register 16h (address = 16h), JESD Analog Page (6A00h)

Figure 127. Register 16h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| W-Oh | W-Oh | $W-O h$ | $W-O h$ | $W-O h$ | $W-0 h$ | R/W-Oh |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 61. Register 16h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-2$ | 0 | W | Oh | Must write 0 |

### 8.5.2.6.3 Register 17h (address = 17h), JESD Analog Page (6A00h)

Figure 128. Register 17h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | PLL RESET | 0 | 0 | 0 | 0 | 0 | 0 |
| W-Oh | W-Oh | $W-0 h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ |  |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 62. Register 17h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | 0 | W | Oh | Must write 0 |
| 6 | PLL RESET | R/W | Oh | Pulse this bit after powering up the device; see Table 65. <br> $0=$ Default <br> $0 \rightarrow 1 \rightarrow 0=$ The PLL RESET bit is pulsed. |
| $5-0$ | 0 | W | Oh | Must write 0 |

### 8.5.2.6.4 Register 1 Ah (address = 1 Ah), JESD Analog Page (6A00h)

Figure 129. Register 1Ah

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | FOVR CHA | 0 |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh |  |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 63. Register 1Ah Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-2$ | 0 | W | Oh | Must write 0 |
| 1 | FOVR CHA | R/W | Oh | Outputs FOVR signal for channel A on the PDN pin. FOVR CHA <br> EN (register 1Bh, bit 3) must be enabled. <br> $0=$ Normal operation <br> $1=$ FOVR on the PDN pin |
| 0 | 0 | W | Oh | Must write 0 |

ADS54J60
www.ti.com

### 8.5.2.6.5 Register 1Bh (address = 1Bh), JESD Analog Page (6A00h)

Figure 130. Register 1Bh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JESD SWING | 0 | FOVR CHA EN | 0 | 0 | 0 |  |
| R/W-Oh | W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh |  |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 64. Register 1Bh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-5 | JESD SWING | R/W | Oh | Selects output amplitude VOD (mVpp) of the JESD transmitter (for all lanes) $0=860 \mathrm{mVpp}$ <br> $1=810 \mathrm{mVpp}$ <br> $2=770 \mathrm{mVpp}$ <br> $3=745 \mathrm{mVpp}$ <br> $4=960 \mathrm{mVpp}$ <br> $5=930 \mathrm{mVpp}$ <br> $6=905 \mathrm{mVpp}$ <br> $7=880 \mathrm{mVpp}$ |
| 4 | 0 | W | Oh | Must write 0 |
| 3 | FOVR CHA EN | R/W | Oh | Enables overwrite of PDN pin with the FOVR signal from ChA. $0=$ Normal operation <br> $1=$ PDN is being overwritten |
| 2-0 | 0 | R/W | Oh | Must write 0 |

## 9 Application and Implementation

## NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

### 9.1.1 Start-Up Sequence

The steps described in Table 65 are recommended as the power-up sequence with the ADS54J60 in 20X mode (LMFS = 8224).

Table 65. Initialization Sequence


## Table 65. Initialization Sequence (continued)

| STEP | SEQUENCE | DESCRIPTION | PAGE BEING PROGRAMMED | COMMENT |
| :---: | :---: | :---: | :---: | :---: |
| 5 | Set the value of $K$ and the SYSREF signal frequency accordingly | Write address 4-003h with 00h and address 4-004h with 69h. | - | Select the JESD digital page. |
|  |  | Write address 6-006h with XXh (choose the value of K ). | JESD digital page (JESD bank) | See the SYSREF Signal section to choose the correct frequency for SYSREF. |
| 6 | JESD lane alignment | Pull the SYNCB pin (pin 63) low. | - | Transmit K28.5 characters. |
|  |  | Pull the SYNCB pin high. |  | After the receiver is synchronized, initiate an ILA phase and subsequent transmissions of ADC data. |

### 9.1.2 Hardware Reset

Figure 131 and Table 66 illustrate the timing for a hardware reset.


Figure 131. Hardware Reset Timing Diagram

Table 66. Timing Requirements for Figure 131

|  |  | MIN | TYP |
| :--- | :--- | ---: | :---: |
| $t_{1}$ | Power-on delay: delay from power up to active high RESET pulse | 1 | MAX |
| $t_{2}$ | Reset pulse duration: active high RESET pulse duration | 10 | ms |
| $\mathrm{t}_{3}$ | Register write delay: delay from RESET disable to SEN active | 100 | ns |

### 9.1.3 SNR and Clock Jitter

The signal-to-noise ratio (SNR) of the ADC is limited by three different factors: quantization noise, thermal noise, and jitter, as shown in Equation 4. The quantization noise is typically not noticeable in pipeline converters and is 98 dB for a 16 -bit ADC. The thermal noise limits the SNR at low input frequencies and the clock jitter sets the SNR for higher input frequencies.

$$
\begin{equation*}
S N R_{A D C}[d B c]=-20 \log \sqrt{\left(10^{-\frac{S N R_{\text {Quantization Noise }}}{20}}\right)^{2}+\left(10^{\left.-\frac{S N R_{\text {Thermal }} \text { oise }}{20}\right)^{2}+\left(10^{-\frac{S N R_{\text {Itter }}}{20}}\right)^{2}}\right.} \tag{4}
\end{equation*}
$$

The SNR limitation resulting from sample clock jitter can be calculated by Equation 5:

$$
\begin{equation*}
\operatorname{SNR}_{\text {Jitter }}[d B c]=-20 \log \left(2 \pi \times f_{\text {in }} \times T_{\text {Jitter }}\right) \tag{5}
\end{equation*}
$$

The total clock jitter ( $\mathrm{T}_{\text {Jitter }}$ ) has two components: the internal aperture jitter ( 130 fs ) is set by the noise of the clock input buffer and the external clock jitter. $T_{\text {Jitter }}$ can be calculated by Equation 6:

$$
\begin{equation*}
T_{\text {litter }}=\sqrt{\left(T_{\text {Jitter, Ext_Clock_Input }}\right)^{2}+\left(T_{\text {Aperture_ADC }}\right)^{2}} \tag{6}
\end{equation*}
$$

External clock jitter can be minimized by using high-quality clock sources and jitter cleaners as well as band-pass filters at the clock input. A faster clock slew rate also improves the ADC aperture jitter.

The ADS54J60 has a thermal noise of approximately 71.1 dBFS and an internal aperture jitter of 120 fs. The SNR, depending on the amount of external jitter for different input frequencies, is shown in Figure 132.



Figure 132. SNR versus Input Frequency and External Clock Jitter

### 9.2 Typical Application

The ADS54J60 is designed for wideband receiver applications demanding excellent dynamic range over a large input frequency range. A typical schematic for an ac-coupled receiver is shown in Figure 133.


NOTE: GND = AGND and DGND connected in the PCB layout.
Figure 133. AC-Coupled Receiver

ADS54J60
www.ti.com

## Typical Application (continued)

### 9.2.1 Design Requirements

### 9.2.1.1 Transformer-Coupled Circuits

Typical applications involving transformer-coupled circuits are discussed in this section. Transformers (such as ADT1-1WT or WBC1-1) can be used up to 300 MHz to achieve good phase and amplitude balances at the ADC inputs. When designing dc driving circuits, the ADC input impedance must be considered. Figure 134 and Figure 135 show the impedance $\left(Z_{\mathbb{I N}}=R_{\mathbb{I N}} \| C_{\mathbb{I N}}\right)$ across the $A D C$ input pins.


Figure 134. $\mathbf{R}_{\mathrm{IN}}$ vs Input Frequency


Figure 135. $\mathrm{C}_{\mathrm{IN}}$ vs Input Frequency

By using the simple drive circuit of Figure 136, uniform performance can be obtained over a wide frequency range. The buffers present at the analog inputs of the device help isolate the external drive source from the switching currents of the sampling circuit.


Figure 136. Input Drive Circuit

### 9.2.2 Detailed Design Procedure

For optimum performance, the analog inputs must be driven differentially. This architecture improves commonmode noise immunity and even-order harmonic rejection. A small resistor ( $5 \Omega$ to $10 \Omega$ ) in series with each input pin is recommended to damp out ringing caused by package parasitics, as shown in Figure 136.

## Typical Application (continued)

### 9.2.3 Application Curves

Figure 137 and Figure 138 show the typical performance at 170 MHz and 230 MHz , respectively.


## 10 Power Supply Recommendations

The device requires a $1.15-\mathrm{V}$ nominal supply for IOVDD, a $1.9-\mathrm{V}$ nominal supply for DVDD, a $1.9-\mathrm{V}$ nominal supply for AVDD, and a $3.0-\mathrm{V}$ nominal supply for AVDD3V. For detailed information regarding the operating voltage minimum and maximum specifications of different supplies, see the Recommended Operating Conditions table.

### 10.1 Power Sequencing and Initialization

Figure 139 shows the suggested power-up sequencing for the device. Note that the $1.15-\mathrm{V}$ IOVDD supply must rise before the $1.9-\mathrm{V}$ DVDD supply. If the $1.9-\mathrm{V}$ DVDD supply rises before the $1.15-\mathrm{V}$ IOVDD supply, then the internal default register settings may not load properly. The other supplies (the 3-V AVDD3V and the 1.9-V AVDD), can come up in any order during the power sequence. The power supplies can ramp up at any rate and there is no hard requirement for the time delay between IOVDD ramp up to DVDD ramp-up (can be in orders of microseconds but is recommend to be a few milliseconds).


Figure 139. Power Sequencing for the ADS54Jxx Family of Devices

## 11 Layout

### 11.1 Layout Guidelines

The device evaluation module (EVM) layout can be used as a reference layout to obtain the best performance. A layout diagram of the EVM top layer is provided in Figure 140. A complete layout of the EVM is available at the ADS54J60 EVM folder. Some important points to remember during board layout are:

- Analog inputs are located on opposite sides of the device pinout to ensure minimum crosstalk on the package level. To minimize crosstalk onboard, the analog inputs must exit the pinout in opposite directions, as illustrated in the reference layout of Figure 140 as much as possible.
- In the device pinout, the sampling clock is located on a side perpendicular to the analog inputs in order to minimize coupling between them. This configuration is also maintained on the reference layout of Figure 140 as much as possible.
- Keep digital outputs away from the analog inputs. When these digital outputs exit the pinout, the digital output traces must not be kept parallel to the analog input traces because this configuration can result in coupling from the digital outputs to the analog inputs and degrade performance. All digital output traces to the receiver [such as a field-programmable gate array (FPGA) or an application-specific integrated circuit (ASIC)] must be matched in length to avoid skew among outputs.
- At each power-supply pin (AVDD, DVDD, or AVDDD3V), keep a $0.1-\mu \mathrm{F}$ decoupling capacitor close to the device. A separate decoupling capacitor group consisting of a parallel combination of $10-\mu \mathrm{F}, 1-\mu \mathrm{F}$, and $0.1-\mu \mathrm{F}$ capacitors can be kept close to the supply source.


### 11.2 Layout Example



Figure 140. ADS54J60 EVM layout

## 12 Device and Documentation Support

### 12.1 Documentation Support

### 12.1.1 Related Documentation

For related documentation see the following:

- ADS54J20 Dual-Channel, 12-Bit, 1.0-GSPS, Analog-to-Digital Converter
- ADS54J40 Dual-Channel, 14-Bit, 1.0-GSPS Analog-to-Digital Converter
- ADS54J42 Dual-Channel, 14-Bit, 625-MSPS, Analog-to-Digital Converter
- ADS54J66 Quad-Channel, 14-Bit, 500-MSPS ADC with Integrated DDC
- ADS54J69 Dual-Channel, 16-Bit, 500-MSPS, Analog-to-Digital Converter
- ADS54J60EVM User's Guide


### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.
TI E2E ${ }^{\text {TM }}$ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.4 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

### 12.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.6 Glossary

SLYZ022 - TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in Tl's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.
Tl assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. Tl is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify Tl and its representatives against any damages arising out of the use of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, Tl's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products |  | Applications |  |
| :--- | :--- | :--- | :--- |
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | power.ti.com | Security | Space, Avionics and Defense |
| Power Mgmt | microcontroller.ti.com | Video and Imaging | ww.ti.com/security |
| Microcontrollers | www.ti-rfid.com |  | www.ti.com/video |
| RFID | www.ti.com/omap | TI E2E Community | e2e.ti.com |
| OMAP Applications Processors | www.ti.com/wirelessconnectivity |  |  |
| Wireless Connectivity |  |  |  |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2016, Texas Instruments Incorporated


[^0]:    (1) See the Power-Down Mode section for details.

