











ADS54J60 SBAS706C - APRIL 2015 - REVISED DECEMBER 2016

ADS54J60 Dual-Channel, 16-Bit, 1.0-GSPS Analog-to-Digital Converter

Draft Cycle 16, 12/22/2016

Features

- 16-Bit Resolution, Dual-Channel, 1-GSPS ADC
- Noise Floor: -159 dBFS/Hz
- Spectral Performance (f_{IN} = 170 MHz at −1 dBFS):
 - SNR: 70 dBFS
 - NSD: –157 dBFS/Hz
 - SFDR: 86 dBc (Including Interleaving Tones)
 - SFDR: 89 dBc (Except HD2, HD3, and Interleaving Tones)
- Spectral Performance ($f_{IN} = 350 \text{ MHz at } -1 \text{ dBFS}$):
 - **SNR: 67.5 dBFS**
 - NSD: -154.5 dBFS/Hz
 - SFDR: 75 dBc
 - SFDR: 85 dBc (Except HD2, HD3, and Interleaving Tones)
- Channel Isolation: 100 dBc at f_{IN} = 170 MHz
- Input Full-Scale: 1.9 V_{PP}
- Input Bandwidth (3 dB): 1.2 GHz
- On-Chip Dither
- Integrated Wideband DDC Block
- JESD204B Interface with Subclass 1 Support:
 - 2 Lanes per ADC at 10.0 Gbps
 - 4 Lanes per ADC at 5.0 Gbps
 - Support for Multi-Chip Synchronization
- Power Dissipation: 1.35 W/Ch at 1 GSPS
- Package: 72-Pin VQFNP (10 mm x 10 mm)

Applications

- Radar and Antenna Arrays
- **Broadband Wireless**
- Cable CMTS, DOCSIS 3.1 Receivers
- **Communications Test Equipment**
- Microwave Receivers
- Software Defined Radio (SDR)
- **Digitizers**
- Medical Imaging and Diagnostics

3 Description

The ADS54J60 is a low-power, wide-bandwidth, 16-1.0-GSPS, dual-channel, analog-to-digital converter (ADC). Designed for high signal-to-noise ratio (SNR), the device delivers a noise floor of -159 dBFS/Hz for applications aiming for highest dynamic range over a wide instantaneous bandwidth. The device supports the JESD204B serial interface with data rates up to 10 Gbps, supporting two or four lanes per ADC. The buffered analog input provides uniform input impedance across a wide frequency range while minimizing sample-and-hold glitch energy. Each ADC channel optionally can be connected to a wideband digital down-converter (DDC) block. The ADS54J60 provides excellent spurious-free dynamic range (SFDR) over a large input frequency range with very low consumption.

The JESD204B interface reduces the number of interface lines, allowing high system integration An internal phase-locked loop (PLL) multiplies the ADC sampling clock to derive the bit clock that is used to serialize the 16-bit data from each channel.

Device Information

PART NUMBER	PACKAGE	BODY SIZE (NOM)
ADS54J60	VQFNP (72)	10.00 mm × 10.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

FFT for 170 MHz Input Signal (SNR = 69.8 dBFS; SFDR = 88 dBc; IL Spur = 86 dBc; Non HD2, HD3 Spur = 89 dBc)






Table of Contents

1	Features 1		8.3 Feature Description	27
2	Applications 1		8.4 Device Functional Modes	35
3	Description 1		8.5 Register Maps	45
4	Revision History2	9	Application and Implementation	69
5	Device Comparison Table 4		9.1 Application Information	69
6	Pin Configuration and Functions5		9.2 Typical Application	<mark>74</mark>
7	Specifications	10	Power Supply Recommendations	7 6
′	•		10.1 Power Sequencing and Initialization	<mark>77</mark>
	7.1 Absolute Maximum Ratings	11	Layout	78
	7.3 Recommended Operating Conditions		11.1 Layout Guidelines	78
	7.4 Thermal Information		11.2 Layout Example	79
	7.5 Electrical Characteristics	12	Device and Documentation Support	80
	7.6 AC Characteristics		12.1 Documentation Support	80
	7.7 Digital Characteristics		12.2 Receiving Notification of Documentation Upda	tes 80
	7.8 Timing Characteristics		12.3 Community Resources	80
	7.9 Typical Characteristics		12.4 Trademarks	80
	7.10 Typical Characteristics: Contour		12.5 Electrostatic Discharge Caution	80
8	Detailed Description		12.6 Glossary	80
U	8.1 Overview	13	Mechanical, Packaging, and Orderable	
	8.2 Functional Block Diagram		Information	80

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision B (August 2015) to Revision C	age
•	Changed the SFDR value in the last sub-bullet of the Spectral Performance Features bullet	1
•	Changed Device Information table	1
•	Added Device Comparison Table	5
•	Added CDM row to ESD Ratings table	7
•	Changed the minimum value for the input clock frequency in the Recommended Operating Conditions table	
•	Added minimum value to the ADC sampling rate parameter in the Electrical Characteristics table	8
•	Added 720 MHz test condition rows to SNR, NSD, SINAD, SFDR, HD2, HD3, Non HD2, HD3, THD, and SFDR_IL parameters of <i>AC Characteristics</i> table	9
•	Changed typical specification of SFDR parameter in AC Characteristics table	10
•	Changed Sample Timing, Aperture jitter parameter typical specification in Timing Characteristics section	13
•	Added the FOVR latency parameter to the Timing Characteristics table	13
•	Added Figure 10	. 16
•	Added Typical Characteristics: Contour section	. 24
•	Changed Overview section	. 26
•	Changed Functional Block Diagram section: changed Control and SPI block and added dashed outline to FOVR traces	s 26
•	Added Figure 60 and text reference to Analog Inputs section	28
•	Changed SYSREF Signal section: changed Table 4 and added last paragraph	31
•	Added SYSREF Not Present (Subclass 0, 2) section	32
•	Changed the number of clock cycles in the Fast OVR section	33
•	Changed Table 10 and Table 11	. 41
•	Changed Table 12 and Table 13	. 42
•	Deleted Lane Enable with Decimation subsection	42
•	Added the Program Summary of DDC Modes and JESD Link Configuration table	43





www.ti.com

SBAS706C	-APRII	2015-	REVISED	DECEMBER	2016

Revision History (continued)	
Added Figure 83 to Register Maps section	45
Changed Table 15	
Deleted register 39h, 3Ah, and 56h	
Changed Example Register Writes section	48
Updated register descriptions	49
Added Table 51	62
Deleted row for bit 1 in Table 60 as bit 1 is included in last table row	67
Changed Table 65	70
Changed internal aperture jitter value in SNR and Clock Jitter section	7 3
Changed Figure 132	73
Changed Power Supply Recommendations section	76
Added the Power Sequencing and Initialization section	77
Added Documentation Support and Receiving Notification of Documentation Updates sections	80
Changes from Revision A (May 2015) to Revision B	Page
Released to production	1



5 Device Comparison Table

PART NUMBER	SPEED GRADE (MSPS)	RESOLUTION (Bits)	CHANNEL
ADS54J20	1000	12	2
ADS54J42	625	14	2
ADS54J40	1000	14	2
ADS54J60	1000	16	2
ADS54J66	500	14	4
ADS54J69	500	16	2




Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated



6 Pin Configuration and Functions





Pin Functions

	PIN		Pin Functions
NAME	NO.	I/O	DESCRIPTION
CLOCK, SYS			
CLKINM	28	ı	Negative differential clock input for the ADC
CLKINP	27		Positive differential clock input for the ADC
SYSREFM	34	ı	Negative external SYSREF input
SYSREFP	33		Positive external SYSREF input
CONTROL, S		•	Todayo oxionia o roker input
PDN	50	I/O	Power down. Can be configured via an SPI register setting. Can be configured to fast overrange output for channel A via the SPI.
RESET	48	I	Hardware reset; active high. This pin has an internal 20-kΩ pulldown resistor.
SCLK	6	I	Serial interface clock input
SDIN	5	I	Serial interface data input
SDOUT	11	0	Serial interface data output. Can be configured to fast overrange output for channel B via the SPI.
SEN	7	I	Serial interface enable
DATA INTER		I .	
DA0M	62		
DA1M	59	1	
DA2M	56	0	JESD204B serial data negative outputs for channel A
DA3M	54		
DA0P	61		9
DA1P	58		
DA2P	55	0	JESD204B serial data positive outputs for channel A
DA3P	53		
DB0M	65		
DB1M	68		
DB2M	71	0	JESD204B serial data negative outputs for channel B
DB3M	1		
DB0P	66		
DB1P	69		, `
DB2P	72	0	JESD204B serial data positive outputs for channel B
DB3P	2	-	
SYNC	63	_ 1	Synchronization input for JESD204B port
INPUT, COM			7,000
INAM	41		Differential analog negative input for channel A
INAP	42		Differential analog positive input for channel A
INBM	14	1	Differential analog negative input for channel B
INBP	13	i	Differential analog positive input for channel B
VCM	22	0	Common-mode voltage, 2.1 V. Note that analog inputs are internally biased to this pin through 600 Ω (effective), no external connection from the VCM pin to the INxP or INxM pin is required.
POWER SUP	PLY		
AGND	18, 23, 26, 29, 32, 36, 37	L	Analog ground
AVDD	9, 12, 15, 17, 25, 30, 35, 38, 40, 43, 44, 46		Analog 1.9-V power supply
AVDD3V	10, 16, 24, 31, 39, 45		Analog 3.0-V power supply for the analog buffer
DGND	3, 52, 60, 67	I	Digital ground
DVDD	8, 47	ı	Digital 1.9-V power supply
IOVDD	4, 51, 57, 64, 70	I	Digital 1.15-V power supply for the JESD204B transmitter
NC, RES		1	
NC	19-21	_	Unused pins, do not connect
RES	49	1	Reserved pin. Connect to DGND.

Product Folder Links: ADS54J60

Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT	
	AVDD3V	-0.3	3.6		
Cumply valtage range	AVDD	-0.3	2.1	V	
Supply voltage range	DVDD	-0.3	2.1	V	
	IOVDD	-0.2	1.4		
Voltage between AGND and DGND		-0.3	0.3	V	
	INAP, INBP, INAM, INBM	-0.3	3		
Voltage applied to input pins	CLKINP, CLKINM	-0.3	AVDD + 0.3	V	
voltage applied to iliput pills	SYSREFP, SYSREFM	-0.3	AVDD + 0.3		
	SCLK, SEN, SDIN, RESET, SYNC, PDN	-0.2	2.1		
Storage temperature, T _{stg}		-65	150	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
.,		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1000	\ /
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)(2)

			MIN	NOM	MAX	UNIT
	AVDD3V		2.85	3.0	3.6	
Cumply voltage renge	AVDD		1.8	1.9	2.0	V
Supply voltage range	DVDD		1.7	1.9	2.0	V
	IOVDD	3.00	1.1	1.15	1.2	
	Differential input voltage range			1.9		V_{PP}
Analog inputs	Input common-mode voltage			2.0		V
	Maximum analog input frequency for 1.9-V _{PP} input amplitude (3)(4)			400		MHz
	Input clock frequency, device clock	k frequency	250 ⁽⁵⁾		1000	MHz
	Input clock amplitude differential (VCLKP - VCLKM)	Sine wave, ac-coupled	0.75	1.5		
Clock inputs		LVPECL, ac-coupled	0.8	1.6		V_{PP}
	(*CERP *CERNI)	LVDS, ac-coupled		0.7		
	Input device clock duty cycle		45%	50%	55%	
Tomporeture	Operating free-air, T _A		-40		85	၁၀
Temperature	Operating junction, T _J			105 ⁽⁶⁾	125	-0

¹⁾ SYSREF must be applied for the device to initialize; see the SYSREF Signal section for details.

⁽²⁾ JEDEC document JEP157 states that 250-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ After power-up, always use a hardware reset to reset the device for the first time; see Table 65 for details.

⁽³⁾ Operating 0.5 dB below the maximum-supported amplitude is recommended to accommodate gain mismatch in interleaving ADCs.

⁴⁾ At high frequencies, the maximum supported input amplitude reduces; see Figure 37 for details.

⁽⁵⁾ See Table 10.

⁽⁶⁾ Prolonged use above the nominal junction temperature can increase the device failure-in-time (FIT) rate.



7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	ADS54J60 RMP (VQFNP)	UNIT
		72 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	22.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	5.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	2.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	2.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	0.4	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

typical values are at $T_A = 25$ °C, full temperature range is from $T_{MIN} = -40$ °C to $T_{MAX} = 85$ °C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
GENERAL						
	ADC sampling rate		250		1000	MSPS
	Resolution		16			Bits
POWER SUP	PLIES		O			
AVDD3V	3.0-V analog supply		2.85	3.0	3.6	V
AVDD	1.9-V analog supply		1.8	1.9	2.0	V
DVDD	1.9-V digital supply		1.7	1.9	2.0	V
IOVDD	1.15-V SERDES supply		1.1	1.15	1.2	V
I _{AVDD3V}	3.0-V analog supply current	V _{IN} = full-scale on both channels		334	360	mA
I _{AVDD}	1.9-V analog supply current	V _{IN} = full-scale on both channels		359	510	mA
I _{DVDD}	1.9-V digital supply current	Eight lanes active (LMFS = 8224)		197	260	mA
I _{IOVDD}	1.15-V SERDES supply current	Eight lanes active (LMFS = 8224)		566	920	mA
P _{dis}	Total power dissipation	Eight lanes active (LMFS = 8224)		2.71	3.1	W
I _{DVDD}	1.9-V digital supply current	Four lanes active (LMFS = 4244)		211		mA
I _{IOVDD}	1.15-V SERDES supply current	Four lanes active (LMFS = 4244)		618		mA
P _{dis}	Total power dissipation	Four lanes active (LMFS = 4244)		2.80		W
I _{DVDD}	1.9-V digital supply current	Four lanes active (LMFS = 4222), 2X decimation		197		mA
I _{IOVDD}	1.15-V SERDES supply current	Four lanes active (LMFS = 4222), 2X decimation		593		mA
P _{dis}	Total power dissipation	Four lanes active (LMFS = 4222), 2X decimation		2.74		W
I _{DVDD}	1.9-V digital supply current	Two lanes active (LMFS = 2221), 4X decimation		176		mA
I _{IOVDD}	1.15-V SERDES supply current	Two lanes active (LMFS = 2221), 4X decimation		562		mA
P _{dis} ⁽¹⁾	Total power dissipation	Two lanes active (LMFS = 2221), 4X decimation		2.66		W
	Global power-down power dissipation			139	315	mW

⁽¹⁾ See the Power-Down Mode section for details.



Electrical Characteristics (continued)

typical values are at $T_A = 25$ °C, full temperature range is from $T_{MIN} = -40$ °C to $T_{MAX} = 85$ °C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
ANALOG	ANALOG INPUTS (INAP, INAM, INBP, INBM)								
	Differential input full-scale voltage			1.9		V_{PP}			
V _{IC}	Common-mode input voltage			2.0		V			
R _{IN}	Differential input resistance	At 170-MHz input frequency	0.6			kΩ			
C _{IN}	Differential input capacitance	At 170-MHz input frequency		4.7		pF			
	Analog input bandwidth (3 dB)	50- Ω source driving ADC inputs terminated with 50- Ω		1.2	5 0	GHz			
CLOCK IN	IPUT (CLKINP, CLKINM)			7.6					
	Internal clock biasing	CLKINP and CLKINM are connected to internal biasing voltage through 400-Ω		1.15		V			

7.6 AC Characteristics

typical values are at $T_A = 25$ °C, full temperature range is from $T_{MIN} = -40$ °C to $T_{MAX} = 85$ °C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$f_{IN} = 10 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		70.9		
		$f_{IN} = 100 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		70.6		
		$f_{IN} = 170 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	67.2	70		
		$f_{IN} = 230 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		69.2		
		$f_{IN} = 270 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		68.7		
SNR	Signal-to-noise ratio	$f_{IN} = 300 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		68.1		dBFS
		$f_{IN} = 370 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		67.1		
		$f_{IN} = 470 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		66.5		
		$f_{IN} = 720 \text{ MHz}, A_{IN} = -6 \text{ dBFS}$	67.7			
		f_{IN} = 720 MHz, A_{IN} = -6 dBFS, gain = 5 dB		64.6		
		$f_{IN} = 10 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		157.9		
		$f_{IN} = 100 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		157.6		
		$f_{IN} = 170 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	154.2	157		
		$f_{IN} = 230 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		156.2		
		$f_{IN} = 270 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		155.7		
NSD	Noise spectral density	$f_{IN} = 300 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		155.1		dBFS/Hz
		$f_{IN} = 370 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		154.1		
		$f_{IN} = 470 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	153.5 154.6			
		$f_{IN} = 720 \text{ MHz}, A_{IN} = -6 \text{ dBFS}$				
		f_{IN} = 720 MHz, A_{IN} = -6 dBFS, gain = 5 dB		151.5		



AC Characteristics (continued)

typical values are at $T_A = 25$ °C, full temperature range is from $T_{MIN} = -40$ °C to $T_{MAX} = 85$ °C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		f _{IN} = 10 MHz, A _{IN} = -1 dBFS		70.7			
		$f_{IN} = 100 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		70.4			
		$f_{IN} = 170 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	67	69.8			
		$f_{IN} = 230 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		69.1			
		$f_{IN} = 270 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		68.3			
SINAD	Signal-to-noise and distortion ratio	$f_{IN} = 300 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		67.6		dBFS	
		$f_{IN} = 370 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		66	6		
		$f_{IN} = 470 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		64.9			
		$f_{IN} = 720 \text{ MHz}, A_{IN} = -6 \text{ dBFS}$		67.1			
		f_{IN} = 720 MHz, A_{IN} = -6 dBFS, gain = 5 dB		64.6			
		f _{IN} = 10 MHz, A _{IN} = -1 dBFS		85			
		$f_{IN} = 100 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		84			
		$f_{IN} = 170 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	78	89			
		f _{IN} = 230 MHz, A _{IN} = -1 dBFS		86			
		f _{IN} = 270 MHz, A _{IN} = -1 dBFS		81			
SFDR	Spurious-free dynamic range (excluding IL spurs)	$f_{IN} = 300 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	760	78		dBc	
	(exoluting in spars)	f _{IN} = 370 MHz, A _{IN} = -1 dBFS	V	73			
		$f_{IN} = 470 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		69			
		f _{IN} = 720 MHz, A _{IN} = -6 dBFS	V	78.7			
		$f_{IN} = 720 \text{ MHz}, A_{IN} = -6 \text{ dBFS},$ gain = 5 dB		78.0			
		$f_{IN} = 10 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		85			
		f _{IN} = 100 MHz, A _{IN} = -1 dBFS		92			
		$f_{IN} = 170 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	79	95			
		$f_{IN} = 230 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		86			
		$f_{IN} = 270 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		81			
HD2	Second-order harmonic distortion	$f_{IN} = 300 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		81		dBc	
		f _{IN} = 370 MHz, A _{IN} = -1 dBFS		76			
		$f_{IN} = 470 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		69			
		f _{IN} = 720 MHz, A _{IN} = -6 dBFS		80.2			
		$f_{IN} = 720 \text{ MHz}, A_{IN} = -6 \text{ dBFS},$ gain = 5 dB		90.2			
		$f_{IN} = 10 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		87			
		$f_{IN} = 100 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		84			
		$f_{IN} = 170 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	82	89			
		f _{IN} = 230 MHz, A _{IN} = -1 dBFS		92			
		f _{IN} = 270 MHz, A _{IN} = -1 dBFS		82			
HD3	Third-order harmonic distortion	f _{IN} = 300 MHz, A _{IN} = -1 dBFS		78		dBc	
		$f_{IN} = 370 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		73			
		$f_{IN} = 470 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$		88			
		f _{IN} = 720 MHz, A _{IN} = -6 dBFS		78.7			
		$f_{IN} = 720 \text{ MHz}, A_{IN} = -6 \text{ dBFS},$ gain = 5 dB		91.6			



AC Characteristics (continued)

typical values are at $T_A = 25$ °C, full temperature range is from $T_{MIN} = -40$ °C to $T_{MAX} = 85$ °C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
		$f_{IN} = 10 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	94		
		$f_{IN} = 100 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	97		
		$f_{IN} = 170 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	79 96		
		$f_{IN} = 230 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	95		dBFS
Non LIDO	Courieus fras dunamia ranga	$f_{IN} = 270 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	95		
Non HD2, HD3	Spurious-free dynamic range (excluding HD2, HD3, and IL spur)	$f_{IN} = 300 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	91		
	, , ,	$f_{IN} = 370 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	85	60	
		$f_{IN} = 470 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	88		
		$f_{IN} = 720 \text{ MHz}, A_{IN} = -6 \text{ dBFS}$	84.1		
		f_{IN} = 720 MHz, A_{IN} = -6 dBFS, gain = 5 dB	78.0		
		$f_{IN} = 10 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	83		
		f _{IN} = 100 MHz, A _{IN} = -1 dBFS	83		
		$f_{IN} = 170 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	74 87		
		$f_{IN} = 230 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	84		
		$f_{IN} = 270 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	78		
THD	Total harmonic distortion	$f_{IN} = 300 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	76		dBc
		$f_{IN} = 370 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	71		
		$f_{IN} = 470 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	69		
		$f_{IN} = 720 \text{ MHz}, A_{IN} = -6 \text{ dBFS}$	76.3		
		$f_{IN} = 720 \text{ MHz}, A_{IN} = -6 \text{ dBFS},$ gain = 5 dB	87.1		
		$f_{IN} = 10 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	88		
		$f_{IN} = 100 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	90		
		$f_{IN} = 170 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	69 86		
		$f_{IN} = 230 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	85		
		$f_{IN} = 270 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	84		
SFDR_IL	Interleaving spur	$f_{IN} = 300 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	82		dBc
		$f_{IN} = 370 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	82		
		$f_{IN} = 470 \text{ MHz}, A_{IN} = -1 \text{ dBFS}$	78		
		$f_{IN} = 720 \text{ MHz}, A_{IN} = -6 \text{ dBFS}$	90		
		f_{IN} = 720 MHz, A_{IN} = -6 dBFS, gain = 5 dB	90		
IMD3		f_{IN1} = 185 MHz, f_{IN2} = 190 MHz, A_{IN} = -7 dBFS	-88		
	Two-tone, third-order intermodulation distortion	$\begin{split} f_{\text{IN1}} &= 365 \text{ MHz}, f_{\text{IN2}} = 370 \text{ MHz}, \\ A_{\text{IN}} &= -7 \text{ dBFS} \end{split}$	– 79		dBFS
		f_{IN1} = 465 MHz, f_{IN2} = 470 MHz, A_{IN} = -7 dBFS	– 75		
	Crosstalk isolation between channel A and B	Full-scale, 170-MHz signal on aggressor; idle channel is victim	100		dB



7.7 Digital Characteristics

typical values are at $T_A = 25$ °C, full temperature range is from $T_{MIN} = -40$ °C to $T_{MAX} = 85$ °C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL I	NPUTS (RESET, SCLK, SEN, SDIN, SYN	IC, PDN) ⁽¹⁾			<u> </u>	
V _{IH}	High-level input voltage	All digital inputs support 1.2-V and 1.8-V logic levels	0.8			V
V _{IL}	Low-level input voltage	All digital inputs support 1.2-V and 1.8-V logic levels			0.4	V
	High level in a decreased	SEN		0	,	
I _{IH}	High-level input current	RESET, SCLK, SDIN, PDN, SYNC		50		μA
	Laurania and armed	SEN		50		
I _{IL} Low-level input current		RESET, SCLK, SDIN, PDN, SYNC		0		μA
DIGITAL I	NPUTS (SYSREFP, SYSREFM)			1 6		
V _D	Differential input voltage		0.35	0.45	1.4	V
V _(CM_DIG)	Common-mode voltage for SYSREF			1.3		V
	OUTPUTS (SDOUT, PDN ⁽²⁾)			• 0		
V _{OH}	High-level output voltage		DVDD - 0.1	DVDD		V
V _{OL}	Low-level output voltage		17.		0.1	V
DIGITAL O	OUTPUTS (JESD204B Interface: DxP, D	xM) ⁽³⁾				
V _{OD}	Output differential voltage	With default swing setting		700		mV_{PP}
V _{oc}	Output common-mode voltage		60	450		mV
	Transmitter short-circuit current	Transmitter pins shorted to any voltage between –0.25 V and 1.45 V	100		100	mA
Z _{OS}	Single-ended output impedance			50		Ω
	Output capacitance	Output capacitance inside the device, from either output to ground	7	2		pF

⁽¹⁾ The RESET, SCLK, SDIN, and PDN pins have a 20-kΩ (typical) internal pulldown resistor to ground, and the SEN pin has a 20-kΩ (typical) pullup resistor to IOVDD.



⁽²⁾ When functioning as an OVR pin for channel B.

⁽³⁾ $100-\Omega$ differential termination.



7.8 Timing Characteristics

typical values are at $T_A = 25^{\circ}$ C, full temperature range is from $T_{MIN} = -40^{\circ}$ C to $T_{MAX} = 85^{\circ}$ C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, and -1-dBFS differential input (unless otherwise noted)

		MIN	TYP	MAX	UNITS
SAMPLE T	IMING				
	Aperture delay	0.75		1.6	ns
	Aperture delay matching between two channels on the same device		±70		ps
	Aperture delay matching between two devices at the same temperature and supply voltage		±270	-	ps
	Aperture jitter		120		f _S rms
WAKE-UP	TIMING				
	Wake-up time to valid data after coming out of global power-down		150		μs
LATENCY				2	
	Data latency ⁽¹⁾ : ADC sample to digital output		134		Input clock cycles
	OVR latency: ADC sample to OVR bit		62		Input clock cycles
	FOVR latency: ADC sample to FOVR signal on pin		18 + 4 ns		Input clock cycles
t _{PD}	Propagation delay: logic gates and output buffers delay (does not change with f _S)		4		ns
SYSREF TI	MING	5			
t _{SU_SYSREF}	Setup time for SYSREF, referenced to the input clock falling edge	300		900	ps
t _{H_SYSREF}	Hold time for SYSREF, referenced to the input clock falling edge	100			ps
JESD OUT	PUT INTERFACE TIMING CHARACTERISTICS				
	Unit interval	100		400	ps
	Serial output data rate	2.5		10	Gbps
	Total jitter for BER of 1E-15 and lane rate = 10 Gbps		26		ps
	Random jitter for BER of 1E-15 and lane rate = 10 Gbps		0.75		ps rms
	Deterministic jitter for BER of 1E-15 and lane rate = 10 Gbps		12		ps, pk-pk
t _R , t _F	Data rise time, data fall time: rise and fall times are measured from 20% to 80%, differential output waveform, 2.5 Gbps ≤ bit rate ≤ 10 Gbps		35		

(1) Overall ADC latency = data latency + t_{PDI} .




Figure 1. SYSREF Timing






Figure 2. Sample Timing Requirements Diagram


Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated



7.9 Typical Characteristics

typical values are at $T_A = 25$ °C, full temperature range is from $T_{MIN} = -40$ °C to $T_{MAX} = 85$ °C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, and -1-dBFS differential input (unless otherwise noted)




Product Folder Links: ADS54J60

Copyright © 2015-2016, Texas Instruments Incorporated



typical values are at $T_A = 25$ °C, full temperature range is from $T_{MIN} = -40$ °C to $T_{MAX} = 85$ °C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, and -1-dBFS differential input (unless otherwise noted)




Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated



typical values are at T_A = 25°C, full temperature range is from T_{MIN} = -40°C to T_{MAX} = 85°C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, and -1-dBFS differential input (unless otherwise noted)



Submit Documentation Feedback

Figure 20. Spurious-Free Dynamic Range vs


Input Frequency

Figure 19. Intermodulation Distortion vs

Input Tone Amplitude



typical values are at T_A = 25°C, full temperature range is from T_{MIN} = -40°C to T_{MAX} = 85°C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, and -1-dBFS differential input (unless otherwise noted)




Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated




typical values are at T_A = 25°C, full temperature range is from T_{MIN} = -40°C to T_{MAX} = 85°C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, and -1-dBFS differential input (unless otherwise noted)






typical values are at $T_A = 25$ °C, full temperature range is from $T_{MIN} = -40$ °C to $T_{MAX} = 85$ °C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, and -1-dBFS differential input (unless otherwise noted)



Submit Documentation Feedback



typical values are at $T_A = 25$ °C, full temperature range is from $T_{MIN} = -40$ °C to $T_{MAX} = 85$ °C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, and -1-dBFS differential input (unless otherwise noted)




Product Folder Links: ADS54J60

Submit Documentation Feedback



typical values are at $T_A = 25$ °C, full temperature range is from $T_{MIN} = -40$ °C to $T_{MAX} = 85$ °C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, and -1-dBFS differential input (unless otherwise noted)




Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated

Decimate-by-4 Mode



typical values are at T_A = 25°C, full temperature range is from T_{MIN} = -40°C to T_{MAX} = 85°C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, and -1-dBFS differential input (unless otherwise noted)



Copyright © 2015–2016, Texas Instruments Incorporated

Submit Documentation Feedback



7.10 Typical Characteristics: Contour

typical values are at $T_A = 25$ °C, full temperature range is from $T_{MIN} = -40$ °C to $T_{MAX} = 85$ °C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)





Figure 56. Spurious Free Dynamic Range

Submit Documentation Feedback






8 Detailed Description

8.1 Overview

The ADS54J60 is a low-power, wide-bandwidth, 16-bit, 1.0-GSPS, dual-channel, analog-to-digital converter (ADC). The ADS54J60 employs four interleaving ADCs for each channel to achieve a noise floor of –159 dBFS/Hz. The ADS54J60 uses Tl's proprietary interleaving and dither algorithms to achieve a clean spectrum with a high spurious-free dynamic range (SFDR). The device also offers various programmable decimation filtering options for systems requiring higher signal-to-noise ratio (SNR) and SFDR over a wide range of frequencies.

Analog input buffers isolate the ADC driver from glitch energy generated from sampling process, thereby simplify the driving network on-board. The JESD204B interface reduces the number of interface lines with two-lane and four-lane options, allowing a high system integration density. The JESD204B interface operates in subclass 1, enabling multi-chip synchronization with the SYSREF input.

8.2 Functional Block Diagram





8.3 Feature Description

8.3.1 Analog Inputs

The ADS54J60 analog signal inputs are designed to be driven differentially. The analog input pins have internal analog buffers that drive the sampling circuit. As a result of the analog buffer, the input pins present a high impedance input across a very wide frequency range to the external driving source, which enables great flexibility in the external analog filter design as well as excellent $50-\Omega$ matching for RF applications. The buffer also helps isolate the external driving circuit from the internal switching currents of the sampling circuit, resulting in a more constant SFDR performance across input frequencies.

The common-mode voltage of the signal inputs is internally biased to VCM using $600-\Omega$ resistors, allowing for accoupling of the input drive network. Each input pin (INP, INM) must swing symmetrically between (VCM + 0.475 V) and (VCM - 0.475 V), resulting in a 1.9-V_{PP} (default) differential input swing. The input sampling circuit has a 3-dB bandwidth that extends up to 1.2 GHz. An equivalent analog input network diagram is shown in Figure 58.




Figure 58. Analog Input Network



Feature Description (continued)

The input bandwidth shown in Figure 59 is measured with respect to a $50-\Omega$ differential input termination at the ADC input pins. Figure 60 shows the signal processing done inside the DDC block of the ADS54J60.





Figure 59. Transfer Function versus Frequency



(1) In IQ decimate-by-4 mode, the mixer frequency is fixed at $f_{mix} = f_S / 4$. For $f_S = 1$ GSPS and $f_{mix} = 250$ MHz.

Figure 60. DDC Block



Feature Description (continued)

8.3.2 DDC Block

The ADS54J60 has an optional DDC block that can be enabled via an SPI register write. Each ADC channel is followed by a DDC block consisting of three different decimate-by-2 and by-4 finite impulse response (FIR) half-band filter options. The different decimation filter options can be selected via SPI programming.


8.3.2.1 Decimate-by-2 Filter


This decimation filter has 41 taps. The stop-band attenuation is approximately 90 dB and the pass-band flatness is ±0.05 dB. Table 1 shows corner frequencies for low-pass and high-pass filter options.

Table 1. Corner Frequencies for the Decimate-by-2 Filter

CORNERS (dB)	LOW PASS	HIGH PASS
-0.1	0.202 × f _S	0.298 × f _S
-0.5	0.210 × f _S	0.290 × f _S
-1	0.215 × f _S	0.285 × f _S
-3	0.227 × f _S	0.273 × f _S

Figure 61 and Figure 62 show the frequency response of decimate-by-2 filter from dc to $f_{\rm S}$ / 2.








Figure 62. Decimate-by-2 Filter Response (Zoomed)




8.3.2.2 Decimate-by-4 Filter Using a Digital Mixer

This band-pass decimation filter consists of a digital mixer and three concatenated FIR filters with a combined latency of approximately 28 output clock cycles. The alias band attenuation is approximately 55 dB and the pass-band flatness is ± 0.1 dB. By default after reset, the band-pass filter is centered at f_S / 16. Using the SPI, the center frequency can be programmed at N × f_S / 16 (where N = 1, 3, 5, or 7). Table 2 shows corner frequencies for two extreme options. Figure 63 and Figure 64 show frequency response of decimate-by-4 filter for center frequencies f_S /16 and 3 × f_S /16 (N = 1 and 3).

Table 2. Corner frequencies for the Decimate-by-4 Filter

CORNERS (dB)	CORNER FREQUENCY AT LOWER SIDE (Center Frequency f _S / 16)	CORNER FREQUENCY AT HIGHER SIDI (Center Frequency f _S / 16)		
-0.1	0.011 x f _S	0.114 × f _S		
-0.5	0.010 × f _S	0.116 × f _S		
-1	0.008 × f _S	0.117 × f _S		
-3	0.006 × f _S	0.120 × f _S		

Figure 63 and Figure 64 show the frequency response of a decimate-by-4 filter from dc to f_S / 2.



8.3.2.3 Decimate-by-4 Filter with IQ Outputs


In this configuration, the DDC block includes a fixed digital $f_{\rm S}$ / 4 mixer. Thus, the IQ pass band is approximately ± 110 MHz, centered at $f_{\rm S}$ / 4. This decimation filter has 41 taps with a latency of approximately ten output clock cycles. The stop-band attenuation is approximately 90 dB and the pass-band flatness is ± 0.05 dB. Table 3 shows the corner frequencies for a low-pass decimate-by-4 with IQ filter.

Table 3. Corner Frequencies for a Decimate-by-4 IQ Output Filter

CORNERS (dB)	LOW PASS
-0.1	0.107 × f _S
-0.5	0.112 × f _S
-1	0.115 × f _S
-3	0.120 × f _S



Figure 65 and Figure 66 show the frequency response of a decimate-by-4 IQ output filter from dc to f_S / 2.



8.3.3 SYSREF Signal

The SYSREF signal is a periodic signal that is sampled by the ADS54J60 device clock and used to align the boundary of the local multi-frame clock inside the data converter. SYSREF is required to be a sub-harmonic of the local multiframe clock (LMFC) internal timing. To meet this requirement, the timing of SYSREF is dependent on the device clock frequency and the LMFC frequency, as determined by the selected DDC decimation and frames per multi-frame settings. TI recommends that the SYSREF signal be a low-frequency signal in the range of 1 MHz to 5 MHz in order to reduce coupling to the signal path both on the printed circuit board (PCB) as well as internal in the device.

The external SYSREF signal must be a sub-harmonic of the internal LMFC clock, as shown in Equation 1 and Table 4.

SYSREF = LMFC / 2^N

where

• N = 0, 1, 2, and so forth. (1)

Table 4. Local Multi-Frame Clock Frequency

LMFS CONFIGURATION	DECIMATION	LMFC CLOCK ⁽¹⁾⁽²⁾
4211		f _S / K
4244		(f _S / 4) / K
8224		(f _S / 4) / K
4222	2X	(f _S / 4) / K
2242	2X	(f _S / 4) / K
2221	4X	(f _S / 4) / K
2441	4X (IQ)	(f _S / 4) / K
4421	4X (IQ)	(f _S / 4) / K
1241	4X	(f _S / 4) / K

(1) K = Number of frames per multi frame (JESD digital page 6900h, address 06h, bits 4-0).

(2) f_S = sampling (device) clock frequency.



For example, if LMFS = 8224 then the programmed value of K is 9 (the actual value is 9 + 1 = 10 because the actual value for K = the value set in the SPI register +1). If the device clock frequency is $f_S = 1000$ MSPS, then the local multi-frame clock frequency becomes (1000 / 4) / 10 = 25 MHz. The SYSREF signal frequency can be chosen as the LMFC frequency / 8 = 3.125 MHz.

8.3.3.1 SYSREF Not Present (Subclass 0, 2)

A SYSREF pulse is required by the ADS54J60 to reset internal counters. If SYSREF is not present, as can be the case in subclass 0 or 2, this pulse can be done by doing the following register writes shown in Table 5.

Table 5. Internally Pulsing SYSREF Twice Using Register Writes

ADDRESS (Hex)	DATA (Hex)	COMMENT
0-011h	80h	Set the master page
0-054h	80h	Enable manual SYSREF
0-053h	01h	Set SYSREF high
0-053h	00h	Set SYSREF low
0-053h	01h	Set SYSREF high
0-053h	00h	Set SYSREF low

Copyright © 2015–2016, Texas Instruments Incorporated Product Folder Links: *ADS54J60*



8.3.4 Overrange Indication

The ADS54J60 provides a fast overrange indication that can be presented in the digital output data stream via SPI configuration. Alternatively, if not used, the SDOUT (pin 11) and PDN (pin 50) pins can be configured via the SPI to output the fast OVR indicator.

When the FOVR indication is embedded in the output data stream, it replaces the LSB of the 16-bit data stream going to the 8b/10b encoder, as shown in Figure 67.




Figure 67. Overrange Indication in a Data Stream

8.3.4.1 Fast OVR

The fast OVR is triggered if the input voltage exceeds the programmable overrange threshold and is presented after only 18 clock cycles + t_{PD} (t_{PD} of the gates and buffers is approximately 4 ns), thus enabling a quicker reaction to an overrange event.

The input voltage level at which the overload is detected is referred to as the *threshold*. The threshold is programmable using the FOVR THRESHOLD bits, as shown in Figure 68. The FOVR is triggered 18 clock cycles + t_{PD} (t_{PD} of the gates and buffers is approximately 4 ns) after the overload condition occurs.




Figure 68. Programming Fast OVR Thresholds

The input voltage level at which the fast OVR is triggered is defined by Equation 2: Full-Scale x [Decimal Value of the FOVR Threshold Bits] / 255)

(2)

The default threshold is E3h (227d), corresponding to a threshold of -1 dBFS.

In terms of full-scale input, the fast OVR threshold can be calculated as Equation 3: 20log (FOVR Threshold / 255)

(3)

Copyright © 2015–2016, Texas Instruments Incorporated



8.3.5 Power-Down Mode

The ADS54J60 provides a highly-configurable power-down mode. Power-down can be enabled using the PDN pin or SPI register writes.

A power-down mask can be configured, which allows a trade-off between wake-up time and power consumption in power-down mode. Two independent power-down masks can be configured: MASK 1 and MASK 2 as shown in Table 6. See the master page registers in Table 15 for further details.

Table 6. Register Address for Power-Down Modes

REGISTER ADDRESS	COMMENT				REGISTI	ER DATA			
A[7:0] (Hex)		7	6	5	4	3	2	1	0
MASTER PAGE (80h)									
20	MACKA		PDN AI	OC CHA			PDN AI	OC CHB	
21	MASK 1	PDN BUF	FER CHB	PDN BUFFER CHA		0	0	0	0
23	MASK 2		PDN AI	DC CHA		PDN ADC CHB			
24	IVIASK 2	PDN BUF	FER CHB	PDN BUFFER CHA		0	0	0	0
26	CONFIG	GLOBAL PDN	OVERRIDE PDN PIN	PDN MASK SEL	0	0	0	0	0
53		0	MASK SYSREF	0	0	0	0	0	0
55		0	0	0	PDN MASK	0	0	0	0

To save power, the device can be put in complete power down by using the GLOBAL PDN register bit. However, when JESD must remain linked up while putting the device in power down, the ADC and analog buffer can be powered down by using the PDN ADC CHx and PDN BUFFER CHx register bits after enabling the PDN MASK register bit. The PDN MASK SEL register bit can be used to select between MASK 1 or MASK 2. Table 7 shows power consumption for different combinations of the GLOBAL PDN, PDN ADC CHx, and PDN BUFF CHx register bits.

Table 7. Power Consumption in Different Power-Down Settings

REGISTER BIT	COMMENT	I _{AVDD3V} (mA)	I _{AVDD} (mA)	I _{DVDD} (mA)	I _{IOVDD} (mA)	TOTAL POWER (W)
Default	After reset, with a full-scale input signal to both channels	336	358	198	533	2.68
GBL PDN = 1	The device is in complete power-down state	2	6	22	199	0.29
GBL PDN = 0, PDN ADC CHx = 1 (x = A or B)	The ADC of one channel is powered down	274	223	135	512	2.09
GBL PDN = 0, PDN BUFF CHx = 1 (x = A or B)	The input buffer of one channel is powered down	262	352	194	545	2.45
GBL PDN = 0, PDN ADC CHx = 1, PDN BUFF CHx = 1 (x = A or B)	The ADC and input buffer of one channel is powered down	198	222	132	508	1.85
GBL PDN = 0, PDN ADC CHx = 1, PDN BUFF CHx = 1 (x = A and B)	The ADC and input buffer of both channels are powered down	60	85	66	484	1.02



8.4 Device Functional Modes

8.4.1 Device Configuration

The ADS54J60 can be configured by using a serial programming interface, as described in the *Serial Interface* section. In addition, the device has one dedicated parallel pin (PDN) for controlling the power-down mode.

The ADS54J60 supports a 24-bit (16-bit address, 8-bit data) SPI operation and uses paging (see the *Register Maps* section) to access all register bits.

8.4.1.1 Serial Interface

The ADC has a set of internal registers that can be accessed by the serial interface formed by the SEN (serial interface enable), SCLK (serial interface clock), and SDIN (serial interface data) pins, as shown in Figure 69. Legends used in Figure 69 are explained in Table 8. Serially shifting bits into the device is enabled when SEN is low. Serial data on SDIN are latched at every SCLK rising edge when SEN is active (low). The interface can function with SCLK frequencies from 2 MHz down to very low speeds (of a few Hertz) and also with a non-50% SCLK duty cycle.




Figure 69. SPI Timing Diagram

Table 8. SPI Timing Diagram Legend

SPI BITS	DESCRIPTION	BIT SETTINGS		
R/W	Read/write bit	0 = SPI write 1 = SPI read back		
М	SPI bank access	0 = Analog SPI bank (master and ADC pages) 1 = JESD SPI bank (main digital, JESD analog, and JESD digital pages)		
Р	JESD page selection bit	0 = Page access 1 = Register access		
СН	SPI access for a specific channel of the JESD SPI bank	0 = Channel A 1 = Channel B By default, both channels are being addressed.		
A[11:0]	SPI address bits	_		
D[7:0]	SPI data bits	_		



Table 9 shows the timing requirements for the serial interface signals in Figure 69.

Table 9. SPI Timing Requirements

		MIN	TYP	MAX	UNIT
f _{SCLK}	SCLK frequency (equal to 1 / t _{SCLK})	> dc		2	MHz
t _{SLOADS}	SEN to SCLK setup time	100			ns
t _{SLOADH}	SCLK to SEN hold time	100			ns
t _{DSU}	SDIN setup time	100			ns
t _{DH}	SDIN hold time	100			ns

8.4.1.2 Serial Register Write: Analog Bank

The analog SPI bank contains of two pages (the master and ADC page). The internal register of the ADS54J60 analog SPI bank can be programmed by:

- 1. Drive the SEN pin low.
- 2. Initiate a serial interface cycle specifying the page address of the register whose content must be written.
 - Master page: write address 0011h with 80h.
 - ADC page: write address 0011h with 0Fh.
- 3. Write the register content as shown in Figure 70. When a page is selected, multiple writes into the same page can be done.




Figure 70. Serial Register Write Timing Diagram

Copyright © 2015–2016, Texas Instruments Incorporated Product Folder Links: *ADS54J60*



8.4.1.3 Serial Register Readout: Analog Bank

The content from one of the two analog banks can be read out by:

- 1. Drive the SEN pin low.
- 2. Select the page address of the register whose content must be read.
 - Master page: write address 0011h with 80h.
 - ADC page: write address 0011h with 0Fh.
- 3. Set the R/W bit to 1 and write the address to be read back.
- 4. Read back the register content on the SDOUT pin, as shown in Figure 71. When a page is selected, multiple read backs from the same page can be done.




Figure 71. Serial Register Read Timing Diagram

8.4.1.4 JESD Bank SPI Page Selection

The JESD SPI bank contains four pages (main digital, JESD digital, and JESD analog pages). The individual pages can be selected by:

- 1. Driving the SEN pin low.
- 2. Setting the M bit to 1 and specifying the page with two register writes. Note that the P bit must be set to 0, as shown in Figure 72.
 - Write address 4003h with 00h (LSB byte of the page address).
 - Write address 4004h with the MSB byte of the page address.
 - For the main digital page: write address 4004h with 68h.
 - For the JESD digital page: write address 4004h with 69h.
 - For the JESD analog page: write address 4004h with 6Ah.




Figure 72. SPI Page Selection



8.4.1.5 Serial Register Write: JESD Bank

The ADS54J60 is a dual-channel device and the JESD204B portion is configured individually for each channel by using the CH bit. Note that the P bit must be set to 1 for register writes.

- 1. Drive the SEN pin low.
- 2. Select the JESD bank page. Note that the M bit = 1 and the P bit = 0.
 - Write address 4003h with 00h.
 - Write address 4005h with 01h to enable separate control for both channels.
 - For the main digital page: write address 4004h with 68h.
 - For the JESD digital page: write address 4004h with 69h.
 - For the JESD analog page: write address 4004h with 6Ah.
- 3. Set the M and P bits to 1, select channel A (CH = 0) or channel B (CH = 1), and write the register content as shown in Figure 73. When a page is selected, multiple writes into the same page can be done.




Figure 73. JESD Serial Register Write Timing Diagram

8.4.1.5.1 Individual Channel Programming

By default, register writes are applied to both channels. To enable individual channel writes, write address 4005h with 01h (default is 00h).

8.4.1.6 Serial Register Readout: JESD Bank

The content from one of the pages of the JESD bank can be read out by:

- 1. Driving the SEN pin low.
- 2. Selecting the JESD bank page. Note that the M bit = 1 and the P bit = 0.
 - Write address 4003h with 00h.
 - Write address 4005h with 01h to enable separate control for both channels.
 - For the main digital page: write address 4004h with 68h.
 - For the JESD digital page: write address 4004h with 69h.
 - For the JESD analog page: write address 4004h with 6Ah.
- 3. Setting the R/W, M, and P bits to 1, selecting channel A or channel B, and writing the address to be read back.
- 4. Reading back the register content on the SDOUT pin; see Figure 74. When a page is selected, multiple read backs from the same page can be done.

Product Folder Links: ADS54J60

Copyright © 2015-2016, Texas Instruments Incorporated






Figure 74. JESD Serial Register Read Timing Diagram

8.4.2 JESD204B Interface

The ADS54J60 supports device subclass 1 with a maximum output data rate of 10.0 Gbps for each serial transmitter.

An external SYSREF signal is used to align all internal clock phases and the local multi-frame clock to a specific sampling clock edge, allowing synchronization of multiple devices in a system and minimizing timing and alignment uncertainty. The SYNC input is used to control the JESD204B SERDES blocks.

Depending on the ADC output data rate, the JESD204B output interface can be operated with either two or four lanes per single ADC, as shown in Figure 75. The JESD204B setup and configuration of the frame assembly parameters is controlled via the SPI interface.




Figure 75. ADS54J60 Block Diagram



The JESD204B transmitter block shown in Figure 76 consists of the transport layer, the data scrambler, and the link layer. The transport layer maps the ADC output data into the selected JESD204B frame data format. The link layer performs the 8b/10b data encoding as well as the synchronization and initial lane alignment using the SYNC input signal. Optionally, data from the transport layer can be scrambled.




Figure 76. JESD204B Transmitter Block

8.4.2.1 JESD204B Initial Lane Alignment (ILA)

The initial lane alignment process is started when the receiving device de-asserts the SYNC signal, as shown in Figure 77. When a logic low is detected on the SYNC input pin, the ADS54J60 starts transmitting comma (K28.5) characters to establish a code group synchronization.

When synchronization is complete, the receiving device asserts the SYNC signal and the ADS54J60 starts the initial lane alignment sequence with the next local multi-frame clock boundary. The ADS54J60 transmits four multi-frames, each containing K frames (K is SPI programmable). Each of the multi-frames contains the frame start and end symbols and the second multi-frame also contains the JESD204 link configuration data.




Figure 77. Lane Alignment Sequence

8.4.2.2 JESD204B Test Patterns

There are three different test patterns available in the transport layer of the JESD204B interface. The ADS54J60 supports a clock output, encoded, and a PRBS ($2^{15} - 1$) pattern. These test patterns can be enabled via an SPI register write and are located in the JESD digital page of the JESD bank.



8.4.2.3 JESD204B Frame

The JESD204B standard defines the following parameters:

- L is the number of lanes per link.
- M is the number of converters per device.
- F is the number of octets per frame clock period, per lane.
- S is the number of samples per frame per converter.

8.4.2.4 JESD204B Frame

Table 10 lists the available JESD204B formats and valid ranges for the ADS54J60 when the decimation filter is not used. The ranges are limited by the SERDES lane rate and the maximum ADC sample frequency.

Table 10. Default Interface Rates

					MINIMUN	M RATES	MAXIMUI	M RATES
L	М	F	S	DECIMATION	SAMPLING RATE (MSPS)	SERDES BIT RATE (Gbps)	SAMPLING RATE (MSPS)	SERDES BIT RATE (Gbps)
4	2	1	1	Not used	250	2.5	1000	10.0
4	2	4	4	Not used	250	2.5	1000	10.0
8	2	2	4	Not used	500	2.5	1000	5.0

NOTE

In the LMFS = 8224 row of Table 10, the sample order in lane DA2 and DA3 are swapped.

The detailed frame assembly is shown in Table 11.

Table 11. Default Frame Assembly

	1						
PIN	LMFS = 4211		LMFS		LMFS = 8224		
DA0					7	A ₃ [15:8]	A ₃ [7:0]
DA1	A ₀ [7:0]	A ₂ [15:8]	A ₂ [7:0]	A ₃ [15:8]	A ₃ [7:0]	A ₂ [15:8]	A ₂ [7:0]
DA2	A ₀ [15:8]	A ₀ [15:8]	A ₀ [7:0]	A ₁ [15:8]	A ₁ [7:0]	A ₀ [15:8]	A ₀ [7:0]
DA3						A ₁ [15:8]	A ₁ [7:0]
DB0				. 15		B ₃ [15:8]	B ₃ [7:0]
DB1	B ₀ [7:0]	B ₂ [15:8]	B ₂ [7:0]	B ₃ [15:8]	B ₃ [7:0]	B ₂ [15:8]	B ₂ [7:0]
DB2	B ₀ [15:8]	B ₀ [15:8]	B ₀ [7:0]	B ₁ [15:8]	B ₁ [7:0]	B ₀ [15:8]	B ₀ [7:0]
DB3				·		B ₁ [15:8]	B ₁ [7:0]



8.4.2.5 JESD204B Frame Assembly with Decimation

Table 12 lists the available JESD204B formats and valid ranges for the ADS54J60 when enabling the decimation filter. The ranges are limited by the SERDES line rate and the maximum ADC sample frequency.

Table 13 lists the detailed frame assembly with different decimation options.

Table 12. Interface Rates with Decimation Filter

						MINIMUM RATES		N	IAXIMUM RATES	
L	М	F	s	DECIMATION	DEVICE CLOCK FREQUENCY (MSPS)	OUTPUT SAMPLE RATE (MSPS)	SERDES BIT RATE (Gbps)	DEVICE CLOCK FREQUENCY (MSPS)	OUTPUT SAMPLE RATE (MSPS)	SERDES BIT RATE (Gbps)
4	4	2	1	4X (IQ)	500	125	2.5	1000	250	5.0
4	2	2	2	2X	500	250	2.5	1000	500	5.0
2	2	4	2	2X	300	150	3	1000	500	10.0
2	2	2	1	4X	500	125	2.5	1000	250	5.0
2	4	4	1	4X (IQ)	300	75	3	1000	250	10.0
1	2	4	1	4X	300	75	3	1000	250	10.0

Table 13. Frame Assembly with Decimation Filter

PIN	LMFS = DECIM	4222, 2X ATION		LMFS = 2242, 2X DECIMATION		LMFS = 2221, 4X DECIMATION			LMFS = 2441, 4X DECIMATION (IQ)		LMFS = 4421, 4X DECIMATION (IQ)		LMFS = 1241, 4X DECIMATION		X			
DA0	A1 [15:8]	A1 [7:0]											AQ0 [15:8]	AQ0 [7:0]				
DA1	A0 [15:8]	A0 [7:0]	A0 [15:8]	A0 [7:0]	A1 [15:8]	A1 [7:0]	A0 [15:8]	A0 [7:0]	AI0 [15:8]	AI0 [7:0]	AQ0 [15:8]	AQ0 [7:0]	Al0 [15:8]	AI0 [7:0]	A0 [15:8]	A0 [7:0]	B0 [15:8]	B0 [7:0]
DA2	•				•													
DA3																		
DB0	B1 [15:8]	B1 [7:0]											BQ0 [15:8]	BQ0 [7:0]				
DB1	B0 [15:8]	B0 [7:0]	B0 [15:8]	B0 [7:0]	B1 [15:8]	B1 [7:0]	B0 [15:8]	B0 [7:0]	BI0 [15:8]	BI0 [7:0]	BQ0 [15:8]	BQ0 [7:0]	BI0 [15:8]	BI0 [7:0]				
DB2																		
DB3																		

Table 14. Program Summary of DDC Modes and JESD Link Configuration (1)(2)

LI	/IFS (OPTIO	ONS		DDC MOD	ES PROGRAMMING				JESD LIN	NK (LMFS) PROGR	AMMING		
L	М	F	s	DECIMATION OPTIONS	DEC MODE EN, DECFIL EN ⁽³⁾	DECFIL MODE[3:0] ⁽⁴⁾	JESD FILTER ⁽⁵⁾	JESD MODE ⁽⁶⁾	JESD PLL MODE ⁽⁷⁾	LANE SHARE(8)	DA_BUS_ REORDER ⁽⁹⁾	DB_BUS_ REORDER ⁽¹⁰⁾	BUS_REORDER EN1 (11)	BUS_REORDER EN2 ⁽¹²⁾
4	2	1	1	No decimation	00	00	000	100	10	0	00h	00h	0	0
4	2	4	4	No decimation	00	00	000	010	10	0	00h	00h	0	0
8	2	2	4	No decimation (default after reset)	00	00	000	001	00	0	00h	00h	0	0
4	4	2	1	4X (IQ)	11	0011 (LPF with f _S / 4 mixer)	111	001	00	0	0Ah	0Ah	1	1
4	2	2	2	2X	11	0010 (LPF) or 0110 (HPF)	110	001	00	0	0Ah	0Ah	1	1
2	2	4	2	2X	11	0010 (LPF) or 0110 (HPF)	110	010	10	0	0Ah	0Ah	1	1
2	2	2	1	4X	11	0000, 0100, 1000, or 1100 (all BPFs with different center frequencies).	100	001	00	0	0Ah	0Ah	1	1
2	4	4	1	4X (IQ)	11	0011 (LPF with an f _S / 4 mixer)	111	010	10	0	0Ah	0Ah	1	1
1	2	4	1	4X	11	0000, 0100, 1000, or 1100 (all BPFs with different center frequencies)	100	010	10	10	0Ah	0Ah	1	1

- (1) Keeping the same LMFS settings for both channels is recommended.
- (2) The PULSE RESET register bit must be pulsed after the registers in the main digital page are programmed.
- (3) The DEC MODE EN and DECFIL EN register bits are located in the main digital page, register 04Dh (bit 3) and register 041h (bit 4).
- (4) The DECFIL MODE[3:0] register bits are located in the main digital page, register 041h (bits 5 and 2-0).
- 5) The JESD FILTER register bits are located in the JESD digital page, register 001h (bits 5-3).
- (6) The JESD MODE register bits are located in the JESD digital page, register 001h (bits 2:0).
- (7) The JESD PLL MODE register bits are located in the JESD analog page, register 016h (bits 1-0).
- (8) The LANE SHARE register bit is located in the JESD digital page, register 016h (bit 4).
- (9) The DA_BUS_REORDER register bits are located in the JESD digital page, register 031h (bits 7-0).
- (10) The DB_BUS_REORDER register bits are located in the JESD digital page, register 032h (bits 7-0).
- (11) The BUS_REORDER EN1 register bit is located in the main digital page, register 052h (bit 7).
- (12) The BUS_REORDER EN2 register bit is located in the main digital page, register 072h (bit 3).



8.4.2.5.1 JESD Transmitter Interface

Each of the 10.0-Gbps SERDES JESD transmitter outputs requires ac coupling between the transmitter and receiver. The differential pair must be terminated with $100-\Omega$ resistors as close to the receiving device as possible to avoid unwanted reflections and signal degradation, as shown in Figure 78.





Figure 78. Output Connection to Receiver

8.4.2.5.2 Eye Diagram

Figure 79 to Figure 82 show the serial output eye diagrams of the ADS54J60 at 5.0 Gbps and 10 Gbps with default and increased output voltage swing against the JESD204B mask.



Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated

8.5 Register Maps

Figure 83 shows a conceptual diagram of the serial registers.




Figure 83. Serial Interface Registers

The ADS54J60 contains two main SPI banks. The analog SPI bank gives access to the ADC analog blocks and the digital SPI bank controls the interleaving engine and anything related to the JESD204B serial interface. The analog SPI bank is divided into two pages (master and ADC) and the digital SPI bank is divided into three pages (main digital, JESD digital, and JESD analog). Table 15 lists a register map for the ADS54J60.



Register Maps (continued)

Table 15. Register Map

REGISTER ADDRESS				REGIS	TER DATA			
A[11:0] (Hex)	7	6	5	4	3	2	1	0
GENERAL REGISTER	!S							
0	RESET	0	0	0	0	0	0	RESET
3			<u>"</u>	JESD BANK	PAGE SEL[7:0]	7.0	1	l
4					PAGE SEL[15:8]			
5	0	0	0	0	0	0	0	DISABLE BROADCAST
11				ANALOG B	ANK PAGE SEL		1	<u>I</u>
MASTER PAGE (80h)								
20		PDN AD	OC CHA			PDN A	DC CHB	
21	PDN BU	FFER CHB	PDN BUFF	ER CHA	0	0	0	0
23		PDN AD	OC CHA			PDN A	DC CHB	I.
24	PDN BU	FFER CHB	PDN BUFF	FER CHA	0	0	0	0
26	GLOBAL PDN	OVERRIDE PDN PIN	PDN MASK SEL	0	0	0	0	0
4F	0	0	0	0	0	0	0	EN INPUT DC COUPLING
53	0	MASK SYSREF	0	0	0	0	EN SYSREF DC COUPLING	SET SYSREF
54	ENABLE MANUAL SYSREF	0	0	0	0	0	0	0
55	0	0	0	PDN MASK	0	0	0	0
59	FOVR CHB	0	ALWAYS WRITE 1	0	0	0	0	0
ADC PAGE (0Fh)								
5F				FOVR THR	ESHOLD PROG			
MAIN DIGITAL PAGE	(6800h)							
0	0	0	0	0	0	0	0	PULSE RESET
41	0	0	DECFIL MODE[3]	DECFIL EN	0		DECFIL MODE[2:0]	
42	0	0	0	0	0		NYQUIST ZONE	
43	0	0	0	0	0	0	0	FORMAT SEL
44	0		- X		DIGITAL GAIN			
4B	0	0	FORMAT EN	0	0	0	0	0
4D	0	0	0	0	DEC MODE EN	0	0	0
4E	CTRL NYQUIST	0	0.	0	0	0	0	0
52	BUS_ REORDER EN1	0	0	0	0	0	0	DIG GAIN EN

ADS54J60 SBAS706C –APRIL 2015–REVISED DECEMBER 2016

Register Maps (continued)

Table 15. Register Map (continued)

REGISTER ADDRESS				REGIST	ER DATA				
A[11:0] (Hex)	7	6	5	4	3	2	1	0	
72	0	0	0	0	BUS_ REORDER EN2	0	0	0	
AB	0	0	0	0	0	LSB SEL EN			
AD	0	0	0	0	0	LSB S	ELECT		
F7	0	0	0	0	0	0	0	DIG RESET	
SD DIGITAL PAGE	ITAL PAGE (6900h)								
0	CTRL K	0	0	TESTMODE EN	FLIP ADC DATA	LANE ALIGN	FRAME ALIGN	TX LINK DIS	
1	SYNC REG	SYNC REG EN		JESD FILTER			JESD MODE		
2	l	INK LAYER TESTMODE		LINK LAYER RPAT	LMFC MASK RESET	0	0	0	
3	FORCE LMFC COUNT			LMFC COUNT INIT	0		RELEASE	ILANE SEQ	
5	SCRAMBLE EN	0	0	0	0	0	0	0	
6	0	0	0		FRAN	MES PER MULTI FRAME	E (K)		
7	0	0	0	0	SUBCLASS	0	0	0	
16	1	0	0	LANE SHARE	0	0	0	0	
31				DA_BUS_RI	EORDER[7:0]				
32				DB_BUS_RI	EORDER[7:0]				
SD ANALOG PAGE	E (6A00h)								
12			SEL EM	P LANE 1			0	0	
13			SEL EM	P LANE 0			0	0	
14			SEL EM	P LANE 2			0	0	
15			SEL EM	P LANE 3			0	0	
16	0	0	0	0	0	0	JESD PI	LL MODE	
17	0	PLL RESET	0	0	0	0	0	0	
1A	0	0	0	0	0	0	FOVR CHA	0	
1B		JESD SWING		0	FOVR CHA EN	0	0	0	



8.5.1 Example Register Writes

This section provides three different example register writes. Table 16 describes a global power-down register write, Table 17 describes the register writes when the default lane setting (eight active lanes per device) is changed to four active lanes (LMFS = 4211), and Table 18 describes the register writes for 2X decimation with four active lanes (LMFS = 4222).

Table 16. Global Power Down

ADDRESS (Hex)	DATA (Hex)	COMMENT
0-011h	80h	Set the master page
0-026h	C0h	Set the global power-down

Table 17. Two Lanes per Channel Mode (LMFS = 4211)

ADDRESS (Hex)	DATA (Hex)	COMMENT
4-004h	69h	Select the JESD digital page
4-003h	00h	Select the JESD digital page
6-001h	02h	Select the digital to 40X mode
4-004h	6Ah	Select the JESD analog page
6-016h	02h	Set the SERDES PLL to 40X mode

Table 18. 2X Decimation (LPF for Both Channels) with Four Active Lanes (LMFS = 4222)

ADDRESS (Hex)	DATA (Hex)	COMMENT					
4-004h	68h	Select the main digital page (6800h)					
4-003h	00h	Select the main digital page (6800h)					
6-041h	12h	et decimate-by-2 (low-pass filter)					
6-04Dh	08h	Enable decimation filter control					
6-072h	08h	BUS_REORDER EN2					
6-052h	80h	SUS_REORDER EN1					
6-000h	01h	Dulas the DIU CE DECET his /or that universal universal the main divided near an interest					
6-000h	00h	Pulse the PULSE RESET bit (so that register writes to the main digital page go into effect).					
4-004h	69h	Select the JESD digital page (6900h)					
4-003h	00h	Select the JESD digital page (6900h)					
6-031h	0Ah	Output bus reorder for channel A					
6-032h	0Ah	Output bus reorder for channel B					
6-001h	31h	Program the JESD MODE and JESD FILTER register bits for LMFS = 4222.					

Product Folder Links: ADS54J60

Copyright © 2015-2016, Texas Instruments Incorporated



8.5.2 Register Descriptions

8.5.2.1 General Registers

8.5.2.1.1 Register 0h (address = 0h)

Figure 84. Register 0h

7	6	5	4	3	2	1	0
RESET	0	0	0	0	0	0	RESET
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h


LEGEND: W = Write only; -n = value after reset

Table 19. Register 0h Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESET	W	0h	0 = Normal operation 1 = Internal software reset, clears back to 0
6-1	0	W	0h	Must write 0
0	RESET	W	0h	0 = Normal operation 1 = Internal software reset, clears back to 0

8.5.2.1.2 Register 3h (address = 3h)

Figure 85. Register 3h




LEGEND: R/W = Read/Write; -n = value after reset

Table 20. Register 3h Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	JESD BANK PAGE SEL[7:0]	R/W		Program these bits to access the desired page in the JESD bank. 6800h = Main digital page selected 6900h = JESD digital page selected 6A00h = JESD analog page selected

8.5.2.1.3 Register 4h (address = 4h)

Figure 86. Register 4h



LEGEND: R/W = Read/Write; -n = value after reset

Table 21. Register 4h Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	JESD BANK PAGE SEL[15:8]	R/W	Oh	Program these bits to access the desired page in the JESD bank. 6800h = Main digital page selected 6900h = JESD digital page selected 6A00h = JESD analog page selected



8.5.2.1.4 Register 5h (address = 5h)

Figure 87. Register 5h

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	DISABLE BROADCAST
W-0h	R/W-0h						


LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 22. Register 5h Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	0	W	0h	Must write 0
0	DISABLE BROADCAST	R/W	Oh	0 = Normal operation. Channel A and B are programmed as a pair. 1 = Channel A and B can be individually programmed based on the CH bit.

8.5.2.1.5 Register 11h (address = 11h)

Figure 88. Register 11h



LEGEND: R/W = Read/Write; -n = value after reset


Table 23. Register 11h Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	ANALOG BANK PAGE SEL	R/W	Oh	Program these bits to access the desired page in the analog bank. Master page = 80h ADC page = 0Fh

8.5.2.2 Master Page (080h) Registers

8.5.2.2.1 Register 20h (address = 20h), Master Page (080h)

Figure 89. Register 20h



LEGEND: R/W = Read/Write; -n = value after reset

Table 24. Registers 20h Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	PDN ADC CHA	R/W	0h	There are two power-down masks that are controlled via the
3-0	PDN ADC CHB	R/W	0h	PDN mask register bit in address 55h. The power-down mask 1 or mask 2 are selected via register bit 5 in address 26h. Power-down mask 1: addresses 20h and 21h. Power-down mask 2: addresses 23h and 24h. 0Fh = Power-down CHB only. F0h = Power-down CHA only. FFh = Power-down both.



8.5.2.2.2 Register 21h (address = 21h), Master Page (080h)

Figure 90. Register 21h

7 6	5	4	3	2	1	0
PDN BUFFER CHB	PDN BUFF	PDN BUFFER CHA		0	0	0
R/W-0h R/W-0h		0h	W-0h	W-0h	W-0h	W-0h


LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 25. Register 21h Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	PDN BUFFER CHB	R/W	0h	There are two power-down masks that are controlled via the
5-4	PDN BUFFER CHA	R/W	Oh	PDN mask register bit in address 55h. The power-down mask 1 or mask 2 are selected via register address 26h, bit 5. Power-down mask 1: addresses 20h and 21h. Power-down mask 2: addresses 23h and 24h. There are two buffers per channel. One buffer drives two ADC cores. PDN BUFFER CHx: 00 = Both buffers of a channel are active. 11 = Both buffers are powered down. 01–10 = Do not use.
3-0	0	W	0h	Must write 0.

8.5.2.2.3 Register 23h (address = 23h), Master Page (080h)

Figure 91. Register 23h



LEGEND: R/W = Read/Write; -n = value after reset

Table 26. Register 23h Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	PDN ADC CHA	R/W	0h	There are two power-down masks that are controlled via the
3-0	PDN ADC CHB	R/W	on	PDN mask register bit in address 55h. The power-down mask 1 or mask 2 are selected via register address 26h, bit 5. Power-down mask 1: addresses 20h and 21h. Power-down mask 2: addresses 23h and 24h. 0Fh = Power-down CHB only. F0h = Power-down CHA only. FFh = Power-down both.



8.5.2.2.4 Register 24h (address = 24h), Master Page (080h)

Figure 92. Register 24h

7	6	5	4	3	2	1	0
PDN BUF	FER CHB	PDN BUF	PDN BUFFER CHA		0	0	0
R/V	R/W-0h R/W-0h		V-0h	W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 27. Register 24h Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	PDN BUFFER CHB	R/W	0h	There are two power-down masks that are controlled via the
5-4	PDN BUFFER CHA	R/W	0h	PDN mask register bit in address 55h. The power-down mask 1 or mask 2 are selected via register address 26h, bit 5. Power-down mask 1: addresses 20h and 21h. Power-down mask 2: addresses 23h and 24h. Power-down mask 2: addresses 23h and 24h. There are two buffers per channel. One buffer drives two ADC cores. PDN BUFFER CHx: 00 = Both buffers of a channel are active. 11 = Both buffers are powered down. 01–10 = Do not use.
3-0	0	W	0h	Must write 0.

Product Folder Links: ADS54J60

Copyright © 2015–2016, Texas Instruments Incorporated



8.5.2.2.5 Register 26h (address = 26h), Master Page (080h)

Figure 93. Register 26h

7	6	5	4	3	2	1	0
GLOBAL PDN	OVERRIDE PDN PIN	PDN MASK SEL	0	0	0	0	0
R/W-0h	R/W-0h	R/W-0h	W-0h	W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 28. Register 26h Field Descriptions

Bit	Field	Туре	Reset	Description
7	GLOBAL PDN	R/W	Oh	Bit 6 (OVERRIDE PDN PIN) must be set before this bit can be programmed. 0 = Normal operation 1 = Global power-down via the SPI
6	OVERRIDE PDN PIN	R/W	0h	This bit ignores the power-down pin control. 0 = Normal operation 1 = Ignores inputs on the power-down pin
5	PDN MASK SEL	R/W	0h	This bit selects power-down mask 1 or mask 2. 0 = Power-down mask 1 1 = Power-down mask 2
4-0	0	W	0h	Must write 0

8.5.2.2.6 Register 4Fh (address = 4Fh), Master Page (080h)

Figure 94. Register 4Fh

7	6	5	4		3	2	1	0
0	0	0	0	46	0	0	0	EN INPUT DC COUPLING
W-0h	W-0h	W-0h	W-0h		W-0h	W-0h	W-0h	R/W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 29. Register 4Fh Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	0	W	0h	Must write 0
0	EN INPUT DC COUPLING	R/W	0h	Enables DC coupling between analog inputs and driver by changing internal biasing resistor between analog inputs and VCM from $600-\Omega$ to $5k-\Omega$ 0 = DC-coupling support disabled 1 = DC-coupling support enabled



8.5.2.2.7 Register 53h (address = 53h), Master Page (080h)

Figure 95. Register 53h

7	6	5	4	3	2	1	0
0	MASK SYSREF	0	0	0	0	EN SYSREF DC COUPLING	SET SYSREF
W-0h	R/W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h	R/W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 30. Register 53h Field Descriptions

Bit	Field	Туре	Reset	Description
7	0	W	0h	Must write 0
6	MASK SYSREF	R/W	0h	0 = Normal operation 1 = Ignores the SYSREF input
5-2	0	W	0h	Must write 0
1	EN SYSREF DC COUPLING	R/W	0h	Enables higher common mode voltage input on SYSREF signal (up to 1.6 V). 0 = Normal operation 1 = Enables higher SYSREF common mode voltage support
0	SET SYSREF	R/W	0h	0 = Set SYSREF low 1 = Set SYSREF high

8.5.2.2.8 Register 54h (address = 54h), Master Page (080h)

Figure 96. Register 54h

7	6	5	4	3	2	1	0
ENABLE MANUAL SYSREF	0	0	0	0	0	0	0
R/W-0h	W-0h						

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 31. Register 54h Field Descriptions

Bit	Field	Type Reset		Description	
7	ENABLE MANUAL SYSREF	R/W	0h	This bit enables manual SYSREF	
6-0	0	W	0h	Must write 0	

8.5.2.2.9 Register 55h (address = 55h), Master Page (080h)

Figure 97. Register 55h

7	6	5	4	3	2	1	0
0	0	0	PDN MASK	0	0	0	0
W-0h	W-0h	W-0h	R/W-0h	W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 32. Register 55h Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	0	W	0h	Must write 0
4	PDN MASK	R/W	Oh	This bit enables power-down via a register bit. 0 = Normal operation 1 = Power-down is enabled by powering down internal blocks as specified in the selected power-down mask
3-0	0	W	0h	Must write 0



8.5.2.2.10 Register 59h (address = 59h), Master Page (080h)

Figure 98. Register 59h

7	6	5	4	3	2	1	0
FOVR CHB	0	ALWAYS WRITE 1	0	0	0	0	0
W-0h	W-0h	R/W-0h	W-0h	W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 33. Register 59h Field Descriptions

Bit	Field	Туре	Reset	Description
7	FOVR CHB	W	Oh	Outputs FOVR signal for channel B on the SDOUT pin. 0 = normal operation 1 = FOVR on SDOUT pin
6	0	W	0h	Must write 0
5	ALWAYS WRITE 1	R/W	0h	Must write 1
4-0	0	W	0h	Must write 0

8.5.2.3 ADC Page (0Fh) Register

8.5.2.3.1 Register 5F (address = 5F), ADC Page (0Fh)

Figure 99. Register 5F

7	6	5	4	3	2	1	0		
FOVR THRESHOLD PROG									
			R/W	-E3h					

LEGEND: R/W = Read/Write; -n = value after reset

Table 34. Register 5F Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	FOVR THRESHOLD PROG	R/W		Program the fast OVR thresholds together for channel A and B, as described in the <i>Overrange Indication</i> section.



8.5.2.4 Main Digital Page (6800h) Registers

8.5.2.4.1 Register 0h (address = 0h), Main Digital Page (6800h)

Figure 100. Register 0h

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	PULSE RESET
W-0h	R/W-0h						

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 35. Register 0h Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	0	W	0h	Must write 0
0	PULSE RESET	R/W	Oh	Must be pulsed after power-up or after configuring registers in the main digital page of the JESD bank. Any register bits in the main digital page (6800h) take effect only after this bit is pulsed; see the <i>Start-Up Sequence</i> section for the correct sequence. $0 = \text{Normal operation}$ $0 \rightarrow 1 \rightarrow 0 = \text{Bit is pulsed}$

8.5.2.4.2 Register 41h (address = 41h), Main Digital Page (6800h)

Figure 101. Register 41h

7	6	5	4	3	2	1	0
0	0	DECFIL MODE[3]	DECFIL EN	0		DECFIL MODE[2:0]	
W-0h	W-0h	R/W-0h	R/W-0h	W-0h		R/W-0h	

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 36. Register 41h Field Descriptions

Bit	Field	Type	Reset	Description
7-6	0	W	0h	Must write 0
5	DECFIL MODE[3]	R/W	Oh	This bit selects the decimation filter mode. Table 37 lists the bit settings. The decimation filter control (DEC MODE EN, register 4Dh, bit 3) and decimation filter enable (DECFIL EN, register 41h, bit 4) must be enabled.
4	DECFIL EN	R/W	Oh	Enables the digital decimation filter 0 = Normal operation, full rate output 1 = Digital decimation enabled
3	0	W	0h	Must write 0
2-0	DECFIL MODE[2:0]	R/W	Oh	These bits select the decimation filter mode. Table 37 lists the bit settings. The decimation filter control (DEC MODE EN, register 4Dh, bit 3) and decimation filter enable (DECFIL EN, register 41h, bit 4) must be enabled.

Table 37. DECFIL MODE Bit Settings

BITS (5, 2-0)	FILTER MODE	DECIMATION
0000	Band-pass filter centered on 3 × f _S / 16	4X
0100	Band-pass filter centered on 5 x f _S / 16	4X
1000	Band-pass filter centered on 1 x f _S / 16	4X
1100	Band-pass filter centered on 7 × f _S / 16	4X
0010	Low-pass filter	2X
0110	High-pass filter	2X
0011	Low-pass filter with f _S / 4 mixer	4X (IQ)



8.5.2.4.3 Register 42h (address = 42h), Main Digital Page (6800h)

Figure 102. Register 42h

7	6	5	4	3	2	1	0
0	0	0	0	0		NYQUIST ZONE	
W-0h	W-0h	W-0h	W-0h	W-0h		R/W-0h	

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 38. Register 42h Field Descriptions

Bit	Field	Туре	Reset	Description
7-3	0	W	0h	Must write 0
2-0	NYQUIST ZONE	R/W	Oh	The Nyquist zone must be selected for proper interleaving correction. Control must be enabled (register 4Eh, bit 7). 000 = 1st Nyquist zone (0 MHz to 500 MHz) 001 = 2nd Nyquist zone (500 MHz to 1000 MHz) 010 = 3rd Nyquist zone (1000 MHz to 1500 MHz) All others = Not used

8.5.2.4.4 Register 43h (address = 43h), Main Digital Page (6800h)

Figure 103. Register 43h

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	FORMAT SEL
W-0h	R/W-0h						

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 39. Register 43h Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	0	W	0h	Must write 0
0	FORMAT SEL	R/W	Oh	Changes the output format. Set the FORMAT EN bit to enable control using this bit. 0 = Twos complement 1 = Offset binary

8.5.2.4.5 Register 44h (address = 44h), Main Digital Page (6800h)

Figure 104. Register 44h

7	6	5	4	3	2	1	0
0				DIGITAL GAIN			
R/W-0h			7 6	R/W-0h			

LEGEND: R/W = Read/Write; -n = value after reset

Table 40. Register 44h Field Descriptions

Bit	Field	Туре	Reset	Description
7	0	R/W	0h	Must write 0
6-0	DIGITAL GAIN	R/W	Oh	Digital gain setting. Digital gain must be enabled (register 52h, bit 0). Gain in dB = 20log (digital gain / 32) 7Fh = 127 which equals digital gain of 9.5 dB



8.5.2.4.6 Register 4Bh (address = 4Bh), Main Digital Page (6800h)

Figure 105. Register 4Bh

7	6	5	4	3	2	1	0
0	0	FORMAT EN	0	0	0	0	0
W-0h	W-0h	R/W-0h	W-0h	W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 41. Register 4Bh Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	0	W	0h	Must write 0
5	FORMAT EN	R/W	Oh	This bit enables control for data format selection using the FORMAT SEL register bit. 0 = Default, output is in twos complement format 1 = Output is in offset binary format after FORMAT SEL bit is also set
4-0	0	W	0h	Must write 0

8.5.2.4.7 Register 4Dh (address = 4Dh), Main Digital Page (6800h)

Figure 106. Register 4Dh

7	6	5	4	3	2	1	0
0	0	0	0	DEC MOD EN	0 7	0	0
W-0h	W-0h	W-0h	W-0h	R/W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 42. Register 4Dh Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	0	W	0h	Must write 0
3	DEC MOD EN	R/W	Oh	This bit enables control of decimation filter mode via the DECFIL MODE[3:0] register bits. 0 = Default 1 = Decimation modes control is enabled
2-0	0	W	0h	Must write 0

Product Folder Links: ADS54J60

Copyright © 2015-2016, Texas Instruments Incorporated



8.5.2.4.8 Register 4Eh (address = 4Eh), Main Digital Page (6800h)

Figure 107. Register 4Eh

7	6	5	4	3	2	1	0
CTRL NYQUIST	0	0	0	0	0	0	0
R/W-0h	W-0h						

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 43. Register 4Eh Field Descriptions

Bit	Field	Туре	Reset	Description
7	CTRL NYQUIST	R/W	0h	This bit enables selecting the Nyquist zone using register 42h, bits 2-0. 0 = Selection disabled 1 = Selection enabled
6-0	0	W	0h	Must write 0

8.5.2.4.9 Register 52h (address = 52h), Main Digital Page (6800h)

Figure 108. Register 52h

7	6	5	4	3	2	1	0
BUS_REORDER_EN1	0	0	0	0	0	0	DIG GAIN EN
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 44. Register 52h Field Descriptions

Bit	Field	Туре	Reset	Description
7	BUS_REORDER_EN1	R/W	0h	Must write 1 in DDC mode only
6-1	0	W	0h	Must write 0
0	DIG GAIN EN	R/W	0h	Enables selecting the digital gain for register 44h. 0 = Digital gain disabled 1 = Digital gain enabled

8.5.2.4.10 Register 72h (address = 72h), Main Digital Page (6800h)

Figure 109. Register 72h

7	6	5	4	3	2	1	0
0	0	0	0	BUS_REORDER_EN2	0	0	0
W-0h	W-0h	W-0h	W-0h	R/W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 45. Register 72h Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	0	W	0h	Must write 0
3	BUS_REORDER_EN2	R/W	0h	Must write a 1 in DDC mode only
2-0	0	W	0h	Must write 0



8.5.2.4.11 Register ABh (address = ABh), Main Digital Page (6800h)

Figure 110. Register ABh

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	LSB SEL EN
W-0h	R/W-0h						

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 46. Register ABh Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	0	W	0h	Must write 0
0	LSB SEL EN	R/W	Oh	Enable control for the LSB SELECT register bit. 0 = Default 1 = The LSB of 16-bit ADC data can be programmed as fast OVR using the LSB SELECT bit.

8.5.2.4.12 Register ADh (address = ADh), Main Digital Page (6800h)

Figure 111. Register ADh

7	6	5	4	3	2	1 0
0	0	0	0	0	0	LSB SELECT
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 47. Register ADh Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	0	W	0h	Must write 0
1-0	LSB SELECT	R/W	Oh	Enables output of the FOVR flag instead of the output data LSB. 00 = Output is 16-bit data 11 = Output data LSB is replaced by the FOVR information for each channel

8.5.2.4.13 Register F7h (address = F7h), Main Digital Page (6800h)

Figure 112. Register F7h

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	DIG RESET
W-0h							

LEGEND: W = Write only; -n = value after reset

Table 48. Register F7h Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	0	W	0h	Must write 0
0	DIG RESET	W	Oh	Self-clearing reset for the digital block. Does not include the interleaving correction. 0 = Normal operation 1 = Digital reset



8.5.2.5 JESD Digital Page (6900h) Registers

8.5.2.5.1 Register 0h (address = 0h), JESD Digital Page (6900h)

Figure 113. Register 0h

7	6	5	4	3	2	1	0
CTRL K	0	0	TESTMODE EN	FLIP ADC DATA	LANE ALIGN	FRAME ALIGN	TX LINK DIS
R/W-0h	W-0h	W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 49. Register 0h Field Descriptions

Bit	Field	Туре	Reset	Description
7	CTRL K	R/W	0h	Enable bit for a number of frames per multi frame. 0 = Default is five frames per multi frame 1 = Frames per multi frame can be set in register 06h
6-5	0	W	0h	Must write 0
4	TESTMODE EN	R/W	Oh	This bit generates the long transport layer test pattern mode, as per section 5.1.6.3 of the JESD204B specification. 0 = Test mode disabled 1 = Test mode enabled
3	FLIP ADC DATA	R/W	0h	0 = Normal operation 1 = Output data order is reversed: MSB to LSB.
2	LANE ALIGN	R/W	0h	This bit inserts the lane alignment character (K28.3) for the receiver to align to lane boundary, as per section 5.3.3.5 of the JESD204B specification. 0 = Normal operation 1 = Inserts lane alignment characters
1	FRAME ALIGN	R/W	0h	This bit inserts the lane alignment character (K28.7) for the receiver to align to lane boundary, as per section 5.3.3.5 of the JESD204B specification. 0 = Normal operation 1 = Inserts frame alignment characters
0	TX LINK DIS	R/W	Oh	This bit disables sending the initial link alignment (ILA) sequence when SYNC is de-asserted. 0 = Normal operation 1 = ILA disabled



8.5.2.5.2 Register 1h (address = 1h), JESD Digital Page (6900h)

Figure 114. Register 1h

7	6	5	4	3	2	1	0
SYNC REG	SYNC REG EN		JESD FILTER			JESD MODE	
R/W-0h	R/W-0h		R/W-0h			R/W-01h	

LEGEND: R/W = Read/Write; -n = value after reset

Table 50. Register 1h Field Descriptions

Bit	Field	Туре	Reset	Description
7	SYNC REG	R/W	0h	Register control for sync request. 0 = Normal operation 1 = ADC output data are replaced with K28.5 characters. Register bit SYNC REG EN must also be set to 1.
6	SYNC REG EN	R/W	Oh	Enables register control for sync request. 0 = Use the SYNC pin for sync requests 1 = Use the SYNC REG register bit for sync requests
5-3	JESD FILTER	R/W	Oh	These bits and the JESD MODE bits set the correct LMFS configuration for the JESD interface. The JESD FILTER setting must match the configuration in the decimation filter page. 000 = Filter bypass mode See Table 51 for valid combinations for register bits JESD FILTER along with JESD MODE.
2-0	JESD MODE	R/W	01h	These bits select the number of serial JESD output lanes per ADC. The JESD PLL MODE register bit located in the JESD analog page must also be set accordingly. 001 = Default after reset(Eight active lanes) See Table 51 for valid combinations for register bits JESD FILTER along with JESD MODE.

Table 51. Valid Combinations for JESD FILTER and JESD MODE Bits

REGISTER BIT JESD FILTER	REGISTER BIT JESD MODE	DECIMATION FACTOR	NUMBER OF ACTIVE LANES PER DEVICE
000	100	No decimation	Four lanes are active
000	010	No decimation	Four lanes are active
000	001	No decimation (default after reset)	Eight lanes are active
111	001	4X (IQ)	Four lanes are active
110	001	2X	Four lanes are active
110	010	2X	Two lanes are active
100	001	4X	Two lanes are active
111	010	4X (IQ)	Two lanes are active
100	010	4X	One lane is active



8.5.2.5.3 Register 2h (address = 2h), JESD Digital Page (6900h)

Figure 115. Register 2h

7	6	5	4	3	2	1	0
LINK LAYER TESTMODE		LINK LAYER RPAT	LMFC MASK RESET	0	0	0	
R/W-0h		R/W-0h	R/W-0h	W-0h	W-0h	W-0h	

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 52. Register 2h Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	LINK LAYER TESTMODE	R/W	Oh	These bits generate a pattern according to clause 5.3.3.8.2 of the JESD204B document. 000 = Normal ADC data 001 = D21.5 (high-frequency jitter pattern) 010 = K28.5 (mixed-frequency jitter pattern) 011 = Repeat initial lane alignment (generates a K28.5 character and continuously repeats lane alignment sequences) 100 = 12 octet RPAT jitter pattern All others = Not used
4	LINK LAYER RPAT	R/W	0h	This bit changes the running disparity in the modified RPAT pattern test mode (only when the link layer test mode = 100). 0 = Normal operation 1 = Changes disparity
3	LMFC MASK RESET	R/W	Oh	Mask LMFC reset coming to digital block. 0 = LMFC reset is not masked 1 = Ignore LMFC reset request
2-0	0	W	0h	Must write 0



8.5.2.5.4 Register 3h (address = 3h), JESD Digital Page (6900h)

Figure 116. Register 3h

7	6	5	4	3	2	1	0
FORCE LMFC COUNT			RELEASE	ILANE SEQ			
R/W-0h			R/V	V-0h			

LEGEND: R/W = Read/Write; -n = value after reset

Table 53. Register 3h Field Descriptions

Bit	Field	Туре	Reset	Description
7	FORCE LMFC COUNT	R/W	Oh	This bit forces the LMFC count. 0 = Normal operation 1 = Enables using a different starting value for the LMFC counter
6-2	MASK SYSREF	R/W	0h	When SYSREF transmits to the digital block, the LMFC count resets to 0 and K28.5 stops transmitting when the LMFC count reaches 31. The initial value that the LMFC count resets to can be set using LMFC COUNT INIT. In this manner, the receiver can be synchronized early because it receives the LANE ALIGNMENT SEQUENCE early. The FORCE LMFC COUNT register bit must be enabled.
1-0	RELEASE ILANE SEQ	R/W	Oh	These bits delay the generation of the lane alignment sequence by 0, 1, 2 or 3 multi frames after the code group synchronization. 00 = 0 01 = 1 10 = 2 11 = 3

8.5.2.5.5 Register 5h (address = 5h), JESD Digital Page (6900h)

Figure 117. Register 5h

_								
	7	6	5	4	3	2	1	0
	SCRAMBLE EN	0	0	0	0	0	0	0
	R/W-Undefined	W-0h						

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 54. Register 5h Field Descriptions

					-
	Bit	Field	Туре	Reset	Description
	7	SCRAMBLE EN	R/W		Scramble enable bit in the JESD204B interface. 0 = Scrambling disabled 1 = Scrambling enabled
ĺ	6-0	0	W	0h	Must write 0



8.5.2.5.6 Register 6h (address = 6h), JESD Digital Page (6900h)

Figure 118. Register 6h

7	6	5	4	3	2	1	0	
0	0	0	FRAMES PER MULTI FRAME (K)					
W-0h	W-0h	W-0h	R/W-8h					

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 55. Register 6h Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	0	W	0h	Must write 0
4-0	FRAMES PER MULTI FRAME (K)	R/W	8h	These bits set the number of multi frames. Actual K is the value in hex + 1 (that is, 0Fh is K = 16).

8.5.2.5.7 Register 7h (address = 7h), JESD Digital Page (6900h)

Figure 119. Register 7h

7	6	5	Λ	3	2	1	0
0	0	0	0	SUBCLASS	0	0	0
W-0h	W-0h	W-0h	W-0h	R/W-1h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 56. Register 7h Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	0	W	0h	Must write 0
3	SUBCLASS	R/W	1h	This bit sets the JESD204B subclass. 000 = Subclass 0 backward compatible with JESD204A 001 = Subclass 1 deterministic latency using the SYSREF signal
2-0	0	W	0h	Must write 0

8.5.2.5.8 Register 16h (address = 16h), JESD Digital Page (6900h)

Figure 120. Register 16h

7	6	5	4	3	2	1	0
1	0	0	LANE SHARE	0	0	0	0
W-1h	W-0h	R/W-0h	W-0h	W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 57. Register 16h Field Descriptions

Bit	Field	Туре	Reset	Description
7	1	W	1h	Must write 1
6-5	0	W	0h	Must write 0
4	LANE SHARE	R/W	Oh	When using decimate-by-4, the data of both channels are output over one lane (LMFS = 1241). 0 = Normal operation (each channel uses one lane) 1 = Lane sharing is enabled, both channels share one lane (LMFS = 1241)
3-0	0	W	0h	Must write 0



8.5.2.5.9 Register 31h (address = 31h), JESD Digital Page (6900h)

Figure 121. Register 31h

7	6	5	4	3	2	1	0	
DA_BUS_REORDER[7:0]								

LEGEND: R/W = Read/Write; -n = value after reset

Table 58. Register 31h Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	DA_BUS_REORDER[7:0]	R/W		Use these bits to program output connections between data streams and output lanes in decimate-by-2 and decimate-by-4 mode. Table 14 lists the supported combinations of these bits.

8.5.2.5.10 Register 32h (address = 32h), JESD Digital Page (6900h)

Figure 122. Register 32h

7	6	5	4	3	2	1	0			
DB_BUS_REORDER[7:0]										
	R/W-0h									

LEGEND: R/W = Read/Write; -n = value after reset

Table 59. Register 32h Field Descriptions

Bit Field		Туре	Reset	Description
7-0	DB_BUS_REORDER[7:0]	R/W		Use these bits to program output connections between data streams and output lanes in decimate-by-2 and decimate-by-4 mode. Table 14 lists the supported combinations of these bits.

Copyright © 2015–2016, Texas Instruments Incorporated Product Folder Links: *ADS54J60*



8.5.2.6 JESD Analog Page (6A00h) Register

8.5.2.6.1 Register 12h-5h (address = 12h-5h), JESD Analog Page (6A00h)

Figure 123. Register 12h

7	6	5	4	3	2	1	0
		ALWAYS WRITE 1	0				
			WRITE				
			W-0h	W-0h			

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Figure 124. Register 13h

7	6	5	4	3	2	1	0
		SEL EMP		0	0		
		R/W		W-0h	W-0h		

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Figure 125. Register 14h

7	6	5	4	3	2	1	0
		SEL EMP	P LANE 2			0	0
	R/W-0h					W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Figure 126. Register 15h

7	6	5	4	3	2	1	0
		SEL EMP	LANE 3			0	0
		R/W-	0h			W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 60. Register 12h-15h Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	SEL EMP LANE	R/W	Oh	Selects the amount of de-emphasis for the JESD output transmitter. The de-emphasis value in dB is measured as the ratio between the peak value after the signal transition to the settled value of the voltage in one bit period. 000000 = 0 dB 000001 = -1 dB 000011 = -2 dB 000111 = -4.1 dB 001111 = -6.2 dB 011111 = -8.2 dB 111111 = -11.5 dB
1-0	0	W-0h	0h	Must write 0



8.5.2.6.2 Register 16h (address = 16h), JESD Analog Page (6A00h)

Figure 127. Register 16h

7	6	5	4	3	2	1	0
0	0	0	0	0	0	JESD PL	L MODE
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/V	V-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 61. Register 16h Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	0	W	0h	Must write 0
1-0	JESD PLL MODE	R/W	Oh	These bits select the JESD PLL multiplication factor and must match the JESD MODE setting. 00 = 20X mode, four lanes per ADC 01 = Not used 10 = 40X mode 11 = Not used Table 14 lists a programming summary of the DDC modes and JESD link configuration.

8.5.2.6.3 Register 17h (address = 17h), JESD Analog Page (6A00h)

Figure 128. Register 17h

7	6	5	4	3	2	1	0
0	PLL RESET	0	0	0	0	0	0
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 62. Register 17h Field Descriptions

Bit	Field	Туре	Reset	Description
7	0	W	0h	Must write 0
6	PLL RESET	R/W	0h	Pulse this bit after powering up the device; see Table 65. $0 = Default$ $0 \to 1 \to 0 = The PLL RESET bit is pulsed.$
5-0	0	W	0h	Must write 0

8.5.2.6.4 Register 1Ah (address = 1Ah), JESD Analog Page (6A00h)

Figure 129. Register 1Ah

7	6	5	4	3	2	1	0
0	0	0	0	0	0	FOVR CHA	0
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 63. Register 1Ah Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	0	W	0h	Must write 0
1	FOVR CHA	R/W	0h	Outputs FOVR signal for channel A on the PDN pin. FOVR CHA EN (register 1Bh, bit 3) must be enabled. 0 = Normal operation 1 = FOVR on the PDN pin
0	0	W	0h	Must write 0



8.5.2.6.5 Register 1Bh (address = 1Bh), JESD Analog Page (6A00h)

Figure 130. Register 1Bh

7	6	5	4	3	2	1	0
	JESD SWING		0	FOVR CHA EN	0	0	0
	R/W-0h		W-0h	R/W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 64. Register 1Bh Field Descriptions

Bit	Field	Туре	Reset	Description		
7-5	JESD SWING			Selects output amplitude VOD (mVpp) of the JESD transmitter (for all lanes) 0 = 860 mVpp 1 = 810 mVpp 2 = 770 mVpp 3 = 745 mVpp 4 = 960 mVpp 5 = 930 mVpp 6 = 905 mVpp 7 = 880 mVpp		
4	0	W	0h	Must write 0		
3	FOVR CHA EN	R/W	0h	Enables overwrite of PDN pin with the FOVR signal from ChA. 0 = Normal operation 1 = PDN is being overwritten		
2-0	0	R/W	0h	Must write 0		

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Start-Up Sequence

The steps described in Table 65 are recommended as the power-up sequence with the ADS54J60 in 20X mode (LMFS = 8224).

Table 65. Initialization Sequence

STEP	SEQUENCE	DESCRIPTION	PAGE BEING PROGRAMMED	COMMENT			
1	Power-up the device	Bring up IOVDD to 1.15 V before applying power to DVDD. Bring up DVDD to 1.9 V, AVDD to 1.9 V, and AVDD3V to 3.0 V.	See the <i>Power Sequencing and Initialization</i> section for power sequence requirements.				
		Hardware reset					
		Apply a hardware reset by pulsing pin 48 (low \rightarrow high \rightarrow low).	-	A hardware reset clears all registers to their default values.			
		Register writes are equivalent to a hardware reset.					
		Write address 0-000h with 81h.	General register	Reset registers in the ADC and master pages of the analog bank. This bit is a self-clearing bit.			
2	Reset the device	Write address 4-001h with 00h and address 4-002h with 00h.	Unused page	Clear any unwanted content from the unused pages of the JESD bank.			
		Write address 4-003h with 00h and address 4-004h with 68h.		Select the main digital page of the JESD bank.			
				Use the DIG RESET register bit to reset all pages in the JESD bank.			
		Write address 6-0F7h with 01h for channel A.	Main digital page (JESD bank)	This bit is a self-clearing bit.			
		Write address 6-000h with 01h, then address 6-000h with 00h.	(JESD ballk)	Pulse the PULSE RESET register bit for channel A.			
	Performance modes	Write address 0-011h with 80h.		Select the master page of the analog bank.			
3		Write address 0-059h with 20h.	Master page (analog bank)	Set the ALWAYS WRITE 1 bit.			
	Program desired registers for decimation options and JESD link configuration	Default register writes for DDC modes and JESD link configuration (LMFS 8224).					
		Write address 4-003h with 00h and address 4-004h with 69h.	- \	Select the JESD digital page.			
		Write address 6-000h with 80h.	JESD	Set the CTRL K bit for both channels by programming K according to the SYSREF signal later on in the sequence.			
		JESD link is configured with LMFS = 8224 by default with no decimation.	digital page (JESD bank)	See Table 14 for configuring the JESD digital page registers for the desired LMFS and programming appropriate DDC mode.			
		Write address 4-003h with 00h and address 4-004h with 6Ah.		Select the JESD analog page.			
4		JESD link is configured with LMFS = 8224 by default with no decimation.	JESD	See Table 14 for configuring the JESD analog page registers for the desired LMFS and programming appropriate DDC mode.			
		Write address 6-017h with 40h.	analog page (JESD bank)	PLL reset.			
		Write address 6-017h with 00h.	(0200 barnt)	PLL reset clear.			
		Write address 4-003h with 00h and address 4-004h with 68h.	_	Select the main digital page.			
		JESD link is configured with LMFS = 8224 by default with no decimation.	Main digital page	See Table 14 for configuring the main digital page registers for the desired LMFS and programming appropriate DDC mode.			
		Write address 6-000h with 01h and address 6-000h with 00h.	(JESD bank)	Pulse the PULSE RESET register bit. All settings programmed in the main digital page take effect only after this bit is pulsed.			

Product Folder Links: ADS54J60

III Documentation i eedback



ADS54J60

SBAS706C - APRIL 2015-REVISED DECEMBER 2016

Table 65. Initialization Sequence (continued)

ST	EP	SEQUENCE DESCRIPTION		PAGE BEING PROGRAMMED	COMMENT		
		Cat the conduct of IC and the	Write address 4-003h with 00h and address 4-004h with 69h.	_	Select the JESD digital page.		
	5	Set the value of K and the SYSREF signal frequency accordingly	Write address 6-006h with XXh (choose the value of K).	JESD digital page (JESD bank)	See the SYSREF Signal section to choose the correct frequency for SYSREF.		
			Pull the SYNCB pin (pin 63) low.		Transmit K28.5 characters.		
6	6	JESD lane alignment	Pull the SYNCB pin high.	_	After the receiver is synchronized, initiate an ILA phase and subsequent transmissions of ADC data.		



9.1.2 Hardware Reset

Figure 131 and Table 66 illustrate the timing for a hardware reset.




Figure 131. Hardware Reset Timing Diagram

Table 66. Timing Requirements for Figure 131

		MIN	TYP	MAX	UNIT
t ₁ Power-on delay: delay from po	wer up to active high RESET pulse	1			ms
t ₂ Reset pulse duration: active hi	gh RESET pulse duration	10			ns
t ₃ Register write delay: delay from	n RESET disable to SEN active	100			ns

9.1.3 SNR and Clock Jitter

The signal-to-noise ratio (SNR) of the ADC is limited by three different factors: quantization noise, thermal noise, and jitter, as shown in Equation 4. The quantization noise is typically not noticeable in pipeline converters and is 98 dB for a 16-bit ADC. The thermal noise limits the SNR at low input frequencies and the clock jitter sets the SNR for higher input frequencies.

$$SNR_{ADC}[dBc] = -20log \sqrt{\left(10^{\frac{SNR_{Quantization Noise}}{20}}\right)^{2} + \left(10^{\frac{SNR_{Thermal Noise}}{20}}\right)^{2} + \left(10^{\frac{SNR_{Jitter}}{20}}\right)^{2}}$$
(4)

The SNR limitation resulting from sample clock jitter can be calculated by Equation 5:

$$SNR_{Jitter}[dBc] = -20log(2\pi \times f_{in} \times T_{Jitter})$$
(5)

The total clock jitter (T_{Jitter}) has two components: the internal aperture jitter (130 fs) is set by the noise of the clock input buffer and the external clock jitter. T_{Jitter} can be calculated by Equation 6:

$$T_{Jitter} = \sqrt{\left(T_{Jitter, Ext_Clock_Input}\right)^2 + \left(T_{Aperture_ADC}\right)^2}$$
(6)

External clock jitter can be minimized by using high-quality clock sources and jitter cleaners as well as band-pass filters at the clock input. A faster clock slew rate also improves the ADC aperture jitter.



The ADS54J60 has a thermal noise of approximately 71.1 dBFS and an internal aperture jitter of 120 fs. The SNR, depending on the amount of external jitter for different input frequencies, is shown in Figure 132.





Figure 132. SNR versus Input Frequency and External Clock Jitter



9.2 Typical Application

The ADS54J60 is designed for wideband receiver applications demanding excellent dynamic range over a large input frequency range. A typical schematic for an ac-coupled receiver is shown in Figure 133.



NOTE: GND = AGND and DGND connected in the PCB layout.

Figure 133. AC-Coupled Receiver

Copyright © 2015–2016, Texas Instruments Incorporated Product Folder Links: *ADS54J60*




Typical Application (continued)

9.2.1 Design Requirements

9.2.1.1 Transformer-Coupled Circuits

Typical applications involving transformer-coupled circuits are discussed in this section. Transformers (such as ADT1-1WT or WBC1-1) can be used up to 300 MHz to achieve good phase and amplitude balances at the ADC inputs. When designing dc driving circuits, the ADC input impedance must be considered. Figure 134 and Figure 135 show the impedance ($Z_{IN} = R_{IN} \parallel C_{IN}$) across the ADC input pins.



By using the simple drive circuit of Figure 136, uniform performance can be obtained over a wide frequency range. The buffers present at the analog inputs of the device help isolate the external drive source from the switching currents of the sampling circuit.




Figure 136. Input Drive Circuit

9.2.2 Detailed Design Procedure


For optimum performance, the analog inputs must be driven differentially. This architecture improves common-mode noise immunity and even-order harmonic rejection. A small resistor (5 Ω to 10 Ω) in series with each input pin is recommended to damp out ringing caused by package parasitics, as shown in Figure 136.



Typical Application (continued)

9.2.3 Application Curves

Figure 137 and Figure 138 show the typical performance at 170 MHz and 230 MHz, respectively.



10 Power Supply Recommendations

The device requires a 1.15-V nominal supply for IOVDD, a 1.9-V nominal supply for DVDD, a 1.9-V nominal supply for AVDD, and a 3.0-V nominal supply for AVDD3V. For detailed information regarding the operating voltage minimum and maximum specifications of different supplies, see the *Recommended Operating Conditions* table.

Product Folder Links: ADS54J60

Copyright © 2015-2016, Texas Instruments Incorporated



10.1 Power Sequencing and Initialization

Figure 139 shows the suggested power-up sequencing for the device. Note that the 1.15-V IOVDD supply must rise before the 1.9-V DVDD supply. If the 1.9-V DVDD supply rises before the 1.15-V IOVDD supply, then the internal default register settings may not load properly. The other supplies (the 3-V AVDD3V and the 1.9-V AVDD), can come up in any order during the power sequence. The power supplies can ramp up at any rate and there is no hard requirement for the time delay between IOVDD ramp up to DVDD ramp-up (can be in orders of microseconds but is recommend to be a few milliseconds).




Figure 139. Power Sequencing for the ADS54Jxx Family of Devices

11 Layout

11.1 Layout Guidelines

The device evaluation module (EVM) layout can be used as a reference layout to obtain the best performance. A layout diagram of the EVM top layer is provided in Figure 140. A complete layout of the EVM is available at the ADS54J60 EVM folder. Some important points to remember during board layout are:

- Analog inputs are located on opposite sides of the device pinout to ensure minimum crosstalk on the package level. To minimize crosstalk onboard, the analog inputs must exit the pinout in opposite directions, as illustrated in the reference layout of Figure 140 as much as possible.
- In the device pinout, the sampling clock is located on a side perpendicular to the analog inputs in order to minimize coupling between them. This configuration is also maintained on the reference layout of Figure 140 as much as possible.
- Keep digital outputs away from the analog inputs. When these digital outputs exit the pinout, the digital output
 traces must not be kept parallel to the analog input traces because this configuration can result in coupling
 from the digital outputs to the analog inputs and degrade performance. All digital output traces to the receiver
 [such as a field-programmable gate array (FPGA) or an application-specific integrated circuit (ASIC)] must be
 matched in length to avoid skew among outputs.
- At each power-supply pin (AVDD, DVDD, or AVDDD3V), keep a 0.1-μF decoupling capacitor close to the device. A separate decoupling capacitor group consisting of a parallel combination of 10-μF, 1-μF, and 0.1-μF capacitors can be kept close to the supply source.

Product Folder Links: ADS54J60

Copyright © 2015-2016, Texas Instruments Incorporated



11.2 Layout Example




Figure 140. ADS54J60 EVM layout



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- ADS54J20 Dual-Channel, 12-Bit, 1.0-GSPS, Analog-to-Digital Converter
- ADS54J40 Dual-Channel, 14-Bit, 1.0-GSPS Analog-to-Digital Converter
- ADS54J42 Dual-Channel, 14-Bit, 625-MSPS, Analog-to-Digital Converter
- ADS54J66 Quad-Channel, 14-Bit, 500-MSPS ADC with Integrated DDC
- ADS54J69 Dual-Channel, 16-Bit, 500-MSPS, Analog-to-Digital Converter
- ADS54J60EVM User's Guide

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconned	ctivity	