
1. ILA data capture



ADS54Jxx EVM GUI v1.8							- 🗆 ×
File Debug Settings Help	р						
		ADS	S54Jxx Gl	JI v1.8	Select the	device TSW54J6	60
ADS54Jxx LMH640	01 LMK04828	Low Level View				USB Status	Reconnect FTDI ?
PLL1 Configuration	PLL2 Configura	ation SYSREF a	nd SYNC Clo	ock Outputs			
SYSREF Configuration		Global DDLY	SYNC Configuration				
SYSREF Source SYSREF Continuous	SYSREF Divider	DDLY Step Count 0	SYNC Mode Pin		ulsed SYSREF must before triggering will		Trigger SYSREF
SYSREF Block PD SYSREF PD SYSREF DDLY PD SYSREF Pulser PD	Pulse Count	SYSREF DDLY 8 • SYSREF DDLY EN	SYSREF SYNC Dis DCLKout0 SYNC Dis DCLKout2 SYNC Dis DCLKout4 SYNC Dis	sable ☑ DCLK sable ☑ DCLK	Cout6 SYNC Disable Cout8 SYNC Disable Uput10 SYNC Disable Uput12 S		SYNC Pin Polarity SYNC Enable SYNC Enable SYNC Until PLL2 DLD SYNC Until PLL1 DLD
CLKout Delays							
	CLKout 2 and 3 ADC Clock & SYSREF	CLKout 4 and 5 Not Used	CLKout 6 and 7 Not Used	CLKout 8 and Not Used	19 CLKout Not Used	10 and 11	CLKout 12 and 13 Extra FMC Clocks
DCLK Delay Dynamic DDLY EN DCLK Continuous?	DCLK Delay Dynamic DDLY EN DCLK Continuous?	DCLK Delay Dynamic DDLY EN DCLK Continuous?	. -	_		elay amic DDLY EN Continuous?	DCLK Delay Dynamic DDLY EN DCLK Continuous?
HS #High #Low 5 5 5	HS #High #Low 5 🗸	HS # High # Low 5	113	Low HS #High	113	# High # Low 5 🗸	HS #High #Low 5 🗸
ADLY Input	ADLY Input	ADLY Input	ADLY Input	ADLY Input	ADLYI	-	ADLY Input
Divider Only	Divider Only	Divider Only	Divider Only	Divider Only	Divider		Divider Only
ADLY (ps) 500	ADLY (ps) 500	ADLY (ps) 500	ADLY (ps) 50	00 ADLY (ps)	500 ADLY	(ps) 500	ADLY (ps) 500
	SDCLK Delay	SDCLK Delay	SDCLK Delay	SDCLK Delay	SDCLK I	-	SDCLK Delay
HS ADLY EN	HS ADLY EN	HS ADLY EN	_		DLY EN HS	ADLY EN	HS ADLY EN
DDLY ADLY (ps) 0 0	DDLY ADLY (ps) 0 0	DDLY ADLY (ps)	DDLY ADLY	0 DDLY	ADLY (ps) DDLY	ADLY (ps)	DDLY ADLY (ps) 0 0

ADS54Jxx EVM GUI v1.8						- 🗆 ×
File Debug Settings H	elp					
		ADS	554Jxx GUI v	/1.8 s	elect the device TSW54J6	60
ADS54Jxx LMH6	401 LMK04828	Low Level View			USB Status	Reconnect FTDI ?
PLL1 Configuration	n PLL2 Configur	ation SYSREF a	nd SYNC Clock (Outputs		
CLKout 0 and 1 FPGA Clock & SYSREF	CLKout 2 and 3 ADC Clock & SYSREF	CLKout 4 and 5 Not Used	CLKout 6 and 7 Not Used	CLKout 8 and 9 Not Used	CLKout 10 and 11 Not Used	CLKout 12 and 13 Extra FMC Clocks
Group Powerdown Output Drive Level Input Drive Level	Group Powerdown ☐ Output Drive Level ☑ Input Drive Level ☑	Group Powerdown ✓ Output Drive Level ☐ Input Drive Level ☐	Group Powerdown Output Drive Level Input Drive Level	Group Powerdown ✓ Output Drive Level ☐ Input Drive Level ☐	Group Powerdown ✓ Output Drive Level ☐ Input Drive Level ☐	Group Powerdown ✓ Output Drive Level ☐ Input Drive Level ☐
DCLK Divider	DCLK Divider	DCLK Divider	DCLK Divider	DCLK Divider	DCLK Divider	DCLK Divider
24 🗸	3 ~	8	8	8	8	2
DCLK Source	DCLK Source	DCLK Source	DCLK Source	DCLK Source	DCLK Source	DCLK Source
Divider	Divider	Divider	Divider	Divider	Divider	Divider
DCLK Type Invert	DCLK Type Invert	DCLK Type Invert	DCLK Type Invert	DCLK Type Invert	DCLK Type Invert	DCLK Type Invert
LVDS	LVPECL 2000 mV	LVDS	LVDS	LVDS	LVDS	Powerdown
SDCLK Source	SDCLK Source	SDCLK Source	SDCLK Source	SDCLK Source	SDCLK Source	SDCLK Source
SYSREF	SYSREF	Device Clock ~	Device Clock	Device Clock	Device Clock	Device Clock
SDCLK Type Invert	SDCLK Type Invert	SDCLK Type Invert	SDCLK Type Invert	SDCLK Type Invert	SDCLK Type Invert	SDCLK Type Invert
LVDS	Powerdown	Powerdown	Powerdown	Powerdown	Powerdown	Powerdown
SDCLK EN/DIS State	SDCLK EN/DIS State	SDCLK EN/DIS State	SDCLK EN/DIS State	SDCLK EN/DIS State	SDCLK EN/DIS State	SDCLK EN/DIS State
Active/Active ~	Active/Active ~	Active/Active ~	Active/Active ~	Active/Active V	Active/Active V	Active/Active V
SDCLKout_PD	SDCLKout_PD	SDCLKout_PD 🗸	SDCLKout_PD 🗸	SDCLKout_PD 🗸	SDCLKout_PD 🗸	SDCLKout_PD 🗸
DCLKout_DDLY_PD		DCLKout_DDLY_PD	DCLKout_DDLY_PD	DCLKout_DDLY_PD	DCLKout_DDLY_PD	DCLKout_DDLY_PD
DCLKout_HSg_PD 🗸				DCLKout_HSg_PD 🗸	DCLKout_HSg_PD 🗸	DCLKout_HSg_PD 🗸
DCLKout_ADLYg_PD 🗸		DCLKout_ADLYg_PD 🗸	DCLKout_ADLYg_PD	DCLKout_ADLYg_PD 🗸	DCLKout_ADLYg_PD 🗸	DCLKout_ADLYg_PD 🗸

DCLKout_ADLY_PD 🗸

			4	ADS54Jxx Gl	JI v1.8	Select the device TSW54J60	
DS54Jxx	LMH6401	LMK04828	Low Level V	iew		USB Status Reconnect FTDI ?	
RESET, Misc	cellaneous	JESD Test Pat	terns	LMFC Control	EVM Startup S	Sequence	
☐ Analog Core Reset ☐ Digital Core Reset ☐ (Not self-clearing) ☐ Flip ADC Data ☐ Ignore SYSREF		EN Long Transport Layer Test Pattern Link Layer Testmode Testmode Disabled Change RPAT Disparity		Use Different LMFC Counter Starting Value LMFC Counter Starting Value	"Low Level Vie onboard clock is clock. Note that be chosen as 2 final data rate is chosen as the s	1. Load appropriate clock configuration using the "Load Config" button on the "Low Level View" tab. Choose the file based on the sample rate if the onboard clock is used or choose the external clock file to use an external clock. Note that for the ADS54J69 decimation modes, the sampling rate should be chosen as 2 or 4 times larger than the final data rate. For instance, if the final data rate is 256 Msps after 4x decimation, then 1024 Msps should be chosen as the sampling rate. In this case, the "ADC Output Data Rate" in HSDCPro should be set to "256M".	
JESD204B C	ore Setup			Powerdown		DC RESET" button (SW1) on the EVM to provide a hardware	
JESD Mode <0> Enable /A/ Ch Replacement Alignment Mod Enable /F/ Cha Replacement Alignment Mod 20x mode, 4 Lanes/ADC Alignment Mod Replacement Alignment Mod		ent for Lane Monitoring Character ent for Frame	Global PDN Override PDN Pin	reset to the ADC. 3. Load the ADC configuration file using the "Load Config" button on the "L Level View" tab.			
1 2 3	gramming of K er Multi-Frame (K)	JESD204B Su Subclass 0	Marie III				
Manual SYN	C Control	ILA Sequence					
Enable S Software S Sync Deas		Disable IL ILA Sequen No Delay	A Sequence				

3. JESD204 core and its setting on the FPGA

