


1. ILA data capture



ADS54Jxx GUI v1.8

Select the device

ADS54Jxx LMH6401 LMK04828 Low Level View

USB Status  Reconnect FTDI ?

PLL1 Configuration PLL2 Configuration SYSREF and SYNC Clock Outputs

CLKout 0 and 1

FPGA Clock & SYSREF

Group Powerdown
Output Drive Level
Input Drive Level

DCLK Divider

DCLK Source

DCLK Type Invert

SDCLK Source

SDCLK Type Invert

SDCLK EN/DIS State

SDCLKout_PD
DCLKout_DDLY_PD
DCLKout_HSg_PD
DCLKout_ADLYg_PD
DCLKout_ADLY_PD

CLKout 2 and 3

ADC Clock & SYSREF

Group Powerdown
Output Drive Level
Input Drive Level

DCLK Divider

DCLK Source

DCLK Type Invert

SDCLK Source

SDCLK Type Invert

SDCLK EN/DIS State

SDCLKout_PD
DCLKout_DDLY_PD
DCLKout_HSg_PD
DCLKout_ADLYg_PD
DCLKout_ADLY_PD

CLKout 4 and 5

Not Used

Group Powerdown
Output Drive Level
Input Drive Level

DCLK Divider

DCLK Source

DCLK Type Invert

SDCLK Source

SDCLK Type Invert

SDCLK EN/DIS State

SDCLKout_PD
DCLKout_DDLY_PD
DCLKout_HSg_PD
DCLKout_ADLYg_PD
DCLKout_ADLY_PD

CLKout 6 and 7

Not Used

Group Powerdown
Output Drive Level
Input Drive Level

DCLK Divider

DCLK Source

DCLK Type Invert

SDCLK Source

SDCLK Type Invert

SDCLK EN/DIS State

SDCLKout_PD
DCLKout_DDLY_PD
DCLKout_HSg_PD
DCLKout_ADLYg_PD
DCLKout_ADLY_PD

CLKout 8 and 9

Not Used

Group Powerdown
Output Drive Level
Input Drive Level

DCLK Divider

DCLK Source

DCLK Type Invert

SDCLK Source

SDCLK Type Invert

SDCLK EN/DIS State

SDCLKout_PD
DCLKout_DDLY_PD
DCLKout_HSg_PD
DCLKout_ADLYg_PD
DCLKout_ADLY_PD

CLKout 10 and 11

Not Used

Group Powerdown
Output Drive Level
Input Drive Level

DCLK Divider

DCLK Source

DCLK Type Invert

SDCLK Source

SDCLK Type Invert

SDCLK EN/DIS State

SDCLKout_PD
DCLKout_DDLY_PD
DCLKout_HSg_PD
DCLKout_ADLYg_PD
DCLKout_ADLY_PD

CLKout 12 and 13

Extra FMC Clocks

Group Powerdown
Output Drive Level
Input Drive Level

DCLK Divider

DCLK Source

DCLK Type Invert

SDCLK Source

SDCLK Type Invert


SDCLK EN/DIS State

SDCLKout_PD
DCLKout_DDLY_PD
DCLKout_HSg_PD
DCLKout_ADLYg_PD
DCLKout_ADLY_PD

ADS54Jxx GUI v1.8

Select the device

ADS54Jxx **LMH6401** LMK04828 Low Level View

USB Status  **Reconnect FTDI ?**

RESET, Miscellaneous

- Analog Core Reset
- Digital Core Reset (Not self-clearing)
- Flip ADC Data
- Ignore SYSREF

JESD Test Patterns

- EN Long Transport Layer Test Pattern
- Link Layer Testmode
- Change RPAT Disparity

LMFC Control

- LMFC Reseting Disabled
- Use Different LMFC Counter Starting Value
- LMFC Counter Starting Value

EVM Startup Sequence

1. Load appropriate clock configuration using the "Load Config" button on the "Low Level View" tab. Choose the file based on the sample rate if the onboard clock is used or choose the external clock file to use an external clock. Note that for the ADS54J69 decimation modes, the sampling rate should be chosen as 2 or 4 times larger than the final data rate. For instance, if the final data rate is 256 Msps after 4x decimation, then 1024 Msps should be chosen as the sampling rate. In this case, the "ADC Output Data Rate" in HSDCPro should be set to "256M".
2. Press the "ADC RESET" button (SW1) on the EVM to provide a hardware reset to the ADC.
3. Load the ADC configuration file using the "Load Config" button on the "Low Level View" tab.

JESD204B Core Setup

- JESD Mode
- JESD PLL Mode
- EN Programming of K
- Frames per Multi-Frame (K)
- Enable I/A/ Character Replacement for Lane Alignment Monitoring
- Enable I/F/ Character Replacement for Frame Alignment Monitoring
- Scrambling EN
- JESD204B Subclass

Powerdown

- Global PDN
- Override PDN Pin


Manual SYNC Control

- Enable Software SYNC
- Software SYNC

ILA Sequence

- Disable ILA Sequence
- ILA Sequence Delay

3. JESD204 core and its setting on the FPGA



Component Name

Configuration | Shared Logic | Default Link Parameters | **JESD204 PHY Configuration**

Transmit or Receive

Receive Transmit

LMFC Buffer Settings in Receiver

LMFC Buffer Size (Maximum Octets per Multiframe)

Number of Lanes

Lanes per Link(L)

Pattern Generators

Include RPAT Generator

Include JSPAT Generator

Clocking Options

AXI4-Lite Clock Frequency (MHz)

Sample SYSREF on

Drive JESD204 Core Clock using Global Clock

Component Name jesd204_0

Configuration

Shared Logic

Default Link Parameters

JESD204 PHY Configuration

Link Parameters

Default SYSREF Always	<input type="text" value="SYSREF ALWAYS On"/>	
Default SCR (Scrambling On/Off)	<input type="text" value="Scrambling Off"/>	
Default F (Octets per Frame)	<input type="text" value="2"/>	[1 - 256]
Default K (Frames per Multiframe)	<input type="text" value="32"/>	[1 - 32]
Default SYSREF Required on Re-Sync	<input type="text" value="SYSREF Required"/>	

Component Name

Configuration Shared Logic Default Link Parameters **JESD204 PHY Configuration**

Transceiver Parameters

Transceiver Type ▼

Line Rate (Gbps) ✕

Reference Clock (MHz) ▼

PLL Type ▼

DRP Clock Frequency (MHz) ✕

Valid Range of values for DRP Clock Frequency: [10.0...122.88]

Transceiver Debug

Additional transceiver control and status ports