

5

4

3

2

1

D

D

C

C

B

B

A

A

		<b>TEXAS INSTRUMENTS</b>	
Title			
<b>SCH, TSW1418EVM</b>			
Size	Document Number		Rev
<b>B</b>	<b>DC0??</b>		<b>E2</b>
Date:	Thursday, July 12, 2018	Sheet	1 of 11

Drawn:	JV SMITH 02/2018
Engineer:	B. KINCAID 02/2018






5

4


3

2


1



5 BS\_ENA << R92 0 >> JTAG\_BS\_EN 5  
 CLOSED = USE FTDI  
 OPEN = USE EXT JTAG



# ADC Interface



3.3V available on FMC  
 VADJ available on FMC  
 All routed I/O is based on VADJ  
 12V not available on FMC


**Mates to male bottom side FMC on the ADC35\* EVMs.**

**TEXAS INSTRUMENTS**

Title: **SCH, TSW1418EVM**

Size: <b>B</b>	Document Number: <b>DC0??</b>	Rev: <b>E2</b>
Date: <b>Friday, July 13, 2018</b>	Sheet: <b>3</b>	of <b>11</b>

# ADC Interface




Mates to male bottom side FMC on the ADC35\* EVMs.



Title		
SCH, TSW1418EVM		
Size	Document Number	Rev
B	DC0??	E2
Date:	Friday, July 13, 2018	Sheet 4 of 11

# USB



JTAG and SPI are muxed from FTDI

ADD NET NAMES IN SILKSCREEN

I2C configurations  
 SCL drive only  
 SDA\_OUT H/L → SDA Z/L  
 SDA readback

SPI configurations  
 used to high Z MOSI for 3 wire SPI →  
 SEN drive  
 SCLK drive  
 MISO read  
 MOSI ---- MOSI\_Z drive or Z  
 SPI\_D\_Z -- MOSI\_Z drive or Z

**TEXAS INSTRUMENTS**

Title: **SCH, TSW1418EVM**

Size: **B** Document Number: **DC0??** Rev: **E2**

Date: Friday, July 13, 2018 Sheet 5 of 11

FPGA JTAG CONFIG

CFGBVS= 1(VCC\_0=3.3V)

M[2:0]= 101

TCK, TMS, TDI, TDO = from FTDI device through MUX

PROGRAM\_B=I2C expander P0, write, pulse low to enable configuration mode

INIT\_B= I2C expander P1, read only

DONE= I2C expander P2, read only

CCLK= no connect

PUDC\_B= 3.3V



PCA9536 address 0x82

- All pins input at power up

- Configure 0x03 F6 (wrrw) at startup

- Read 0x00 [JTAG\_SEL DONE INIT\_B PROGRAM\_B]


- Write 0X01 [JTAG\_SEL X X PROGRAM\_B]




Title		
<b>SCH, TSW1418EVM</b>		
Size	Document Number	Rev
<b>B</b>	<b>DC0??</b>	<b>E2</b>
Date:	Thursday, July 12, 2018	Sheet 6 of 11

These signals are wired through FPGA to FMC




VADJ VCC = VADJ



VCC = 3.3V



Title		
<b>SCH, TSW1418EVM</b>		
Size	Document Number	Rev
<b>B</b>	<b>DC0??</b>	<b>E2</b>
Date:	Friday, July 13, 2018	Sheet 7 of 11















**TEXAS INSTRUMENTS**

Title: **SCH, TSW1418EVM**

Size: **B** Document Number: **DC0??** Rev: **E2**

Date: Thursday, July 12, 2018 Sheet 8 of 11

**5V DC INPUT**














**TEXAS INSTRUMENTS**

Title: **SCH, TSW1418EVM**

Size: **B** Document Number: **DC0??** Rev: **E2**

Date: Friday, July 13, 2018 Sheet 9 of 11



Title		
<b>SCH, TSW1418EVM</b>		
Size	Document Number	Rev
<b>B</b>	<b>DC0??</b>	<b>E2</b>
Date:	Friday, July 13, 2018	Sheet 10 of 11

# MECHANICAL PARTS



BARE BOARD, TSW1418

MT1



STANDOFF, FEMALE, 4-40 X 1 3/16"

MT2



STANDOFF, FEMALE, 4-40 X 1 3/16"

MT3



STANDOFF, FEMALE, 4-40 X 1 3/16"

MT4



STANDOFF, FEMALE, 4-40 X 1 3/16"



SCREW PANHEAD 4-40 x 3/8"



SCREW PANHEAD 4-40 x 3/8"



SCREW PANHEAD 4-40 x 3/8"



SCREW PANHEAD 4-40 x 3/8"



# TEXAS INSTRUMENTS

Title		
<b>SCH, TSW1418EVM</b>		
Size	Document Number	Rev
<b>B</b>	<b>DC0??</b>	<b>E2</b>
Date:	Thursday, July 12, 2018	Sheet 11 of 11