

Interfacing op amps to high-speed DACs, Part 2: Current-sourcing DACs

By Jim Karki

Member, Technical Staff, High-Performance Analog

Introduction


Most high-speed DACs are current-steering DACs that are designed with complementary outputs that either source or sink current. Part 1 (see Reference 1) of this three-part article series discussed the interface between a current-sinking DAC and an op amp. This article, Part 2, discusses the interface between a current-sourcing DAC and an op amp. This interface allows the designer to use the full compliance voltage range of the DAC. Part 3, which will appear in a future issue of the *Analog Applications Journal*, will discuss interfacing a current-sourcing DAC and an op amp by using the more popular configuration that simply terminates to ground. This article series focuses on using high-speed DACs in end equipment that requires DC coupling, like signal generators with frequency bandwidths of up to 100 MHz and a single-ended output. In these cases, high-speed op amps can provide a good solution for converting the complementary-current output from a high-speed DAC to a voltage that can drive the signal output.

It is assumed that the reader is familiar with the operation of complementary-current-steering DACs. If further information is needed, please see Reference 1 for an overview. The design approach for Part 2 is the same as for Part 1, except that a current-sourcing DAC was used to derive the design equations instead of the current-sinking DAC used in Part 1. Because of this, about half of the equations are the same and about half are modified.

Architecture and compliance voltage of current-sourcing DACs

Figure 11 shows a simplified example of a PMOS current source and lists a few devices that use it. The compliance voltage shown is the voltage range at the DAC outputs within which a device will perform as specified. Higher

Figure 11. Simplified PMOS current source



voltages tend to shut down the outputs, and lower voltages have the potential to cause breakdown. Both of these should be avoided to provide the best performance and long term-reliability.

Generally the output is terminated via some impedance to ground. This impedance supplies a current path needed for the array, and the voltage drop across the same impedance can be used as a voltage output. The impedance can be constructed in various ways; it can be a simple resistor divider, a transformer-coupled impedance, or an active circuit like an op amp. This article focuses on the interface to an op amp.

Op amp interface

A proposed op amp interface is shown in Figure 12. This circuit will provide biasing of the DAC outputs, convert the DAC currents to voltages, and provide a single-ended output voltage. The op amp is the active amplifier element for the circuit and is configured as a difference amplifier.

- I_{DAC+} and I_{DAC-} are the current outputs from the DAC.
- R_2 and R_3 are input resistors to the positive input of the op amp.
- R_G and R_F are the main gain-setting resistors for the op amp.
- R_X , R_1 , R_Y , and R_4 provide bias and impedance termination for the DAC outputs.
- V_{DAC+} and V_{DAC-} are the voltages at the outputs of the DAC.
- V_p and V_n are the input terminals of the op amp.
- V_{S+} and V_{S-} are the power supplies to the op amp.

Proper component selection will provide the impedance required to maintain voltage compliance with maximum amplitude and balance for the best performance. The analysis of this circuit follows from Part 1 with only minor changes due to the change in polarity of the DAC current (sourcing versus sinking) and the change in compliance voltage range around ground instead of AV_{DD} . The circuit in Figure 12 enables the designer to use the maximum compliance voltage range of the DAC.

The motivation for this interface design is to balance the input voltages to the difference-amplifier circuit to suppress second-order harmonics, and little impact is expected on third-order harmonics. Also, because it allows higher voltage swings at the DAC output than simple termination to ground, the gain of the op amp will be lower given the same output-voltage requirement.

Analysis of positive side

Figure 13 shows the analysis circuit for the positive side. The node equation at the V_{DAC+} output is the same as in Part 1 but with a change in the polarity of I_{DAC+} :


$$\frac{V_{DAC+} - V_{REF}}{R_X} + \frac{V_{DAC+}}{R_1} + \frac{V_{DAC+}}{R_2 + R_3} - I_{DAC+} = 0 \quad (20)$$

The equation for the DAC output impedance stays the same:

$$Z_{DAC+} = R_X \parallel R_1 \parallel (R_2 + R_3) \quad (21)$$

To solve Equations 20 and 21, which are simultaneous equations with more variables than equations, the designer must choose or identify values based on other design

Figure 12. Proposed circuit for an op amp interface




criteria. The following assumptions are made in this article:

1. The DAC output current, I_{DAC+} , and the voltage swing, V_{DAC+} , are defined by the designer to set a target value for Z_{DAC+} .
2. An existing circuit voltage or other known voltage is used for V_{REF} .
3. In a difference amplifier, R_3/R_2 needs to equal R_F/R_G to balance the gain of the amplifier.*
4. The equations will be solved for the condition where the DAC current on the positive side is zero ($I_{DAC+} = 0$ mA). This in turn will set the DAC voltage on the positive side to its minimum value, $V_{DAC+} = V_{DAC+(min)}$. Note that this value is different from that of the current-sinking DAC in Part 1, where setting $I_{DAC+} = 0$ mA led to $V_{DAC+} = V_{DAC+(max)}$.

*Note that in a voltage-feedback op amp, it is desirable to make the impedance at V_p equal to that at V_n in order to cancel voltage offset caused by the input bias current. In a current-feedback op amp, the input bias currents are not correlated; so it is acceptable not to balance these impedances, but it may be desirable to minimize them.

Figure 13. Positive side of analysis circuit



With these constraints, algebra and simultaneous-equation techniques can be applied to Equations 20 and 21 to solve for $1/R_1$:

$$\frac{1}{R_1} = \frac{1}{Z_{DAC+} \left(1 + \frac{1}{\frac{V_{REF}}{V_{DAC+(min)}} - 1} \right)} - \frac{1}{R_2 + R_3} \quad (22)$$

The known value for R_1 can be substituted into Equation 21, which can then be rearranged to find $1/R_X$. The result is exactly the same as in Part 1:

$$\frac{1}{R_X} = \frac{1}{Z_{DAC+}} - \frac{1}{R_1} - \frac{1}{R_2 + R_3} \quad (23)$$

Analysis of negative side

Figure 14 shows the analysis circuit for the negative side. The node equation at the V_{DAC-} output is the same as in Part 1 except for the DAC current's change in polarity:

$$\frac{V_{DAC-} - V_{REF}}{R_Y} + \frac{V_{DAC-}}{R_4} + \frac{V_{DAC-} - V_n}{R_G + R_3} - I_{DAC-} = 0 \quad (24)$$

The equation for the DAC output impedance stays the same:

$$Z_{DAC-} = \frac{V_{DAC-}}{I_{DAC-}} \quad (25)$$

With substitution and rearrangement,


$$V_p = V_{DAC+} \times \frac{R_3}{R_2 + R_3},$$

and $V_n = \alpha V_p$ can be used to rewrite Equation 25 as

$$\frac{1}{Z_{DAC-}} = \frac{1}{Z_{DAC+} \times \alpha \left(\frac{R_3}{R_2 + R_3} \right)} \times \left(\frac{1}{R_Y} + \frac{1}{R_4} + \frac{1}{R_G} \right) \quad (26)$$

Using the same substitutions and general design constraints used on the positive side to drive values for Z_{DAC-} , V_{REF} , and R_G , simultaneous-equation techniques can be applied to Equations 24 and 26 to solve for $1/R_4$ (Equation 27 below). Note that the equations are solved for the condition where the DAC current on the negative side is zero: $I_{DAC-} = 0$ mA. This sets the DAC voltage on the negative

Figure 14. Negative side of analysis circuit



side to its minimum value, $V_{DAC-} = V_{DAC-(min)}$, and sets the DAC voltage on the positive side to its maximum value, $V_{DAC+} = V_{DAC+(max)}$. The value of $1/R_4$ can then be used to find $1/R_Y$:

$$\frac{1}{R_Y} = \frac{1 - \frac{Z_{DAC+} \times \alpha \left(\frac{R_3}{R_2 + R_3} \right)}{R_G}}{Z_{DAC-}} - \left(\frac{1}{R_4} + \frac{1}{R_G} \right) \quad (28)$$

Note that α , the multiplication factor from V_p to V_n , in essence expresses the difference between the input pins. In a voltage-feedback amplifier, α is set by the loop gain of the amplifier. In a current-feedback amplifier, α is the gain of the input buffer between the inputs. All that aside, α is typically close enough to 1 that it can simply be removed from the calculation.

Calculating output voltage

Superposition can be used to write equations for the separate terms referred to V_{OUT} . These equations are the same as those in Part 1. The difference is that now the DAC only sources current, which is by convention positive current flow, making the direction of the op amp's output-voltage swing match that of the DAC. In other words, when the DAC is sourcing current on the positive side, the output of the op amp tends to swing positive, and when the DAC is sourcing current on the negative side, the output of the op amp tends to swing negative. This means that in the following equations, I_{DAC+} and I_{DAC-} are always positive or zero.

$$\frac{1}{R_4} = \frac{\frac{Z_{DAC+} \times \alpha \left(\frac{R_3}{R_2 + R_3} \right)}{1 - \frac{Z_{DAC+} \times \alpha \left(\frac{R_3}{R_2 + R_3} \right)}{R_G}} + \left[\frac{V_{DAC+(max)} \times \alpha \left(\frac{R_3}{R_2 + R_3} \right) - V_{DAC-(min)}}{V_{REF} - V_{DAC-(min)}} - 1 \right] \left(\frac{1}{R_G} \right)}{\frac{V_{DAC-(min)}}{V_{REF} - V_{DAC-(min)}} + 1} \quad (27)$$

The output-referred DC bias from the positive side is

$$V_{\text{OUT}_-V_{\text{p(DC)}}} = \left(1 + \frac{R_{\text{F}}}{R_{\text{G}} + R_{\text{Y}} \parallel R_{\text{4}}}\right) \times \left[V_{\text{REF}} \times \frac{R_{\text{1}}R_{\text{3}}}{R_{\text{1}}(R_{\text{2}} + R_{\text{3}}) + R_{\text{X}}(R_{\text{1}} + R_{\text{2}} + R_{\text{3}})} \right].$$

The output-referred DAC signal from the positive side is

$$V_{\text{OUT}_-V_{\text{p(DAC)}}} = \left(1 + \frac{R_{\text{F}}}{R_{\text{G}} + R_{\text{Y}} \parallel R_{\text{4}}}\right) \times \left[I_{\text{DAC}+} \times \frac{R_{\text{X}}R_{\text{1}}R_{\text{3}}}{R_{\text{X}}R_{\text{1}} + (R_{\text{1}} + R_{\text{X}})(R_{\text{2}} + R_{\text{3}})} \right].$$

The output-referred DC bias from the negative side is

$$V_{\text{OUT}_-V_{\text{n(DC)}}} = - \left(V_{\text{REF}} \times \frac{R_{\text{4}}}{R_{\text{Y}} + R_{\text{4}}} \times \frac{R_{\text{F}}}{R_{\text{G}} + R_{\text{Y}} \parallel R_{\text{4}}} \right).$$

The output-referred DAC signal from the negative side is

$$V_{\text{OUT}_-V_{\text{n(DAC)}}} = - \left(I_{\text{DAC}-} \times \frac{R_{\text{Y}}R_{\text{4}}R_{\text{F}}}{R_{\text{Y}}R_{\text{4}} + R_{\text{G}}R_{\text{4}} + R_{\text{Y}}R_{\text{G}}} \right).$$

Adding these four equations provides an expression for V_{OUT} :

$$V_{\text{OUT}} = V_{\text{OUT}_-V_{\text{p(DC)}}} + V_{\text{OUT}_-V_{\text{p(DAC)}}} + V_{\text{OUT}_-V_{\text{n(DC)}}} + V_{\text{OUT}_-V_{\text{n(DAC)}}} \quad (29)$$

If it is assumed that $I_{\text{DAC}} = I_{\text{DAC}+} - I_{\text{DAC}-}$, $Z = Z_{\text{DAC}+} = Z_{\text{DAC-}}$, and $R_{\text{F}}/R_{\text{G}} = R_{\text{3}}/R_{\text{2}}$, the DC component of the DAC outputs will cancel and the AC signal's gain equation from the DAC output current to the voltage output of the op amp can be simplified and written as

$$\frac{V_{\text{OUT}}}{I_{\text{DAC}}} = 2Z \times \frac{R_{\text{F}}}{R_{\text{G}}} \quad (30)$$

Design example and simulation

For an example of how to proceed with the design, assume that the PMOS DAC noted earlier, with a compliance voltage ranging from -1.0 V to $+1.25$ V, is being used. Also assume that the full compliance voltage range will be used to maximize the DAC output voltage, which in turn will minimize the gain required from the op amp and will

require V_{REF} to be a negative voltage. The DAC full-scale output is set to 20 mA. To get a 5 -V_{PP}, DC-coupled single-ended output signal, the circuit shown in Figure 12 can be used. Since a ± 5 -V power supply is being used for the op amp, it is convenient to make $V_{\text{REF}} = -5$ V. Given that $I_{\text{DAC}\pm} = 20$ mA and $V_{\text{DAC}\pm} = 2.25$ V_{PP}, the target impedance, $Z_{\text{DAC}\pm}$, can be calculated to equal 112.5Ω .

With the starting design constraints given earlier, the Texas Instruments THS3095 current-feedback op amp is selected as the amplifier, where $R_{\text{3}} = R_{\text{F}} = 750 \Omega$. The gain from $V_{\text{DAC}\pm}$ to the output is given by the resistor ratios $R_{\text{F}}/R_{\text{G}} = R_{\text{3}}/R_{\text{2}}$, so R_{G} can be calculated as

$$R_{\text{G}} = R_{\text{2}} = R_{\text{F}} \times \frac{V_{\text{DAC}\pm}}{V_{\text{OUT}}} = 750 \Omega \times \frac{2(2.25 \text{ V})}{5 \text{ V}} = 675 \Omega.$$

The nearest standard 1% value, 681Ω , should be used.

Equations 22, 23, 27, and 28 can be used to find, respectively, R_1 , R_X , R_4 , and R_Y :

$$R_1 = \frac{1}{\frac{1}{Z_{DAC+} \left(1 + \frac{1}{\frac{V_{REF}}{V_{DAC+(\min)}} - 1} \right)} - \frac{1}{R_2 + R_3}} = \frac{1}{\frac{1}{112.50 \Omega \left(1 + \frac{1}{\frac{-5 \text{ V}}{-1 \text{ V}} - 1} \right)} - \frac{1}{681 \Omega + 750 \Omega}} = 155.95 \Omega$$

$$R_X = \frac{1}{\frac{1}{Z_{DAC+}} - \frac{1}{R_1} - \frac{1}{R_2 + R_3}} = \frac{1}{\frac{1}{112.5 \Omega} - \frac{1}{155.95 \Omega} - \frac{1}{681 \Omega + 750 \Omega}} = 562.5 \Omega$$

$$R_4 = \frac{\frac{V_{DAC-(\min)}}{V_{REF} - V_{DAC-(\min)}} + 1}{1 - \frac{Z_{DAC+} \times \alpha \left(\frac{R_3}{R_2 + R_3} \right)}{R_G} + \left[\frac{V_{DAC+(\max)} \times \alpha \left(\frac{R_3}{R_2 + R_3} \right) - V_{DAC-(\min)}}{V_{REF} - V_{DAC-(\min)}} - 1 \right] \left(\frac{1}{R_G} \right)}$$

$$= \frac{\frac{-1 \text{ V}}{-5 \text{ V} + 1 \text{ V}} + 1}{1 - \frac{112.5 \Omega \times 1 \times \frac{750 \Omega}{681 \Omega + 750 \Omega}}{681 \Omega} + \left(\frac{1.25 \text{ V} \times 1 \times \frac{750 \Omega}{681 \Omega + 750 \Omega} + 1 \text{ V}}{-5 \text{ V} + 1 \text{ V}} - 1 \right) \left(\frac{1}{681 \Omega} \right)} = 206.84 \Omega$$

$$R_Y = \frac{1}{1 - \frac{Z_{DAC+} \times \alpha \left(\frac{R_3}{R_2 + R_3} \right)}{R_G} - \left(\frac{1}{R_4} + \frac{1}{R_G} \right)} = \frac{1}{1 - \frac{112.5 \Omega \times 1 \times \frac{750 \Omega}{681 \Omega + 750 \Omega}}{681 \Omega} - \left(\frac{1}{206.84 \Omega} + \frac{1}{681 \Omega} \right)} = 550.58 \Omega$$


The nearest standard 1% values should be used:

$R_1 = 154 \Omega$, $R_X = 562 \Omega$, $R_4 = 205 \Omega$, and $R_Y = 549 \Omega$.

These equations are easily solved when set up in a spreadsheet. To see an example Excel® worksheet, go to <http://www.ti.com/lit/zip/slyt360> and click Open to view the WinZip® directory online (or click Save to download the WinZip file for offline use). Then open the file DAC_Source_to_Op_Amp_Wksht.xls and select the “DAC Source to Op Amp, No Filter” worksheet tab.

SPICE simulation is a great way to validate the design. To see a TINA-TI™ simulation of the circuit in this example, go to <http://www.ti.com/lit/zip/slyt360> and click Open to view the WinZip directory online (or click Save to download the WinZip file for offline use). If you have the TINA-TI software installed, you can open the file DAC_Source_to_Op_Amp_No_Filter.TSC to view the example. To download and install the free TINA-TI software, visit www.ti.com/tina-ti and click the Download button.

Figure 15. Simulation of current-sourcing DAC interfaced to op amp



The simulation circuit and waveforms in Figure 15 show that the circuit simulates as expected. I_{DAC+} and I_{DAC-} are the DAC currents, V_{DAC+} and V_{DAC-} are the voltages developed at the DAC outputs, and V_{OUT} is the output of the amplifier. The current-sourcing DAC and op amp are ideal elements constructed with SPICE macros and are intended to show that the equations derived earlier for R_1 , R_X , R_4 , and R_Y are valid for ideal elements. Actual performance will vary depending on selected devices.

DAC image-filter considerations

Part 1 discussed the need for filtering to reduce the amplitude of the DAC sampling images and recommended filtering directly at the DAC output before the op amp to achieve the best performance. The situation is the same here. As mentioned in Part 1, it is usually much easier to find standard component values to implement the filter when the input and output impedances to the filter are balanced.

Figure 16. Inserting DAC image filter




Figure 16 shows the proposed circuit implementation where R_1 , R_X , R_4 , and R_Y have been replaced with prime and double-prime components on either side of the filter, so that

$$\begin{aligned} R_1 &= R'_1 \parallel R''_1, \\ R_X &= R'_X \parallel R''_X, \\ R_4 &= R'_4 \parallel R''_4, \text{ and} \\ R_Y &= R'_Y \parallel R''_Y. \end{aligned}$$

At the same time, the impedance seen on each terminal of the filter is $2 \times Z_{\text{DAC}\pm}$. By use of algebra, the following equations can be derived:

$$\frac{1}{R'_1} = \frac{1}{2Z_{\text{DAC}+} \left(1 + \frac{1}{\frac{V_{\text{REF}}}{V_{\text{DAC}+(\text{min})}} - 1} \right)} \quad (31)$$

$$\frac{1}{R''_1} = \frac{1}{2Z_{\text{DAC}+} \left(1 + \frac{1}{\frac{V_{\text{REF}}}{V_{\text{DAC}+(\text{min})}} - 1} \right)} - \frac{1}{R_2 + R_3} \quad (32)$$

$$\frac{1}{R'_X} = \frac{1}{2Z_{\text{DAC}+}} - \frac{1}{R'_1} \quad (33)$$

$$\frac{1}{R''_X} = \frac{1}{2Z_{\text{DAC}+}} - \frac{1}{R''_1} - \frac{1}{R_2 + R_3} \quad (34)$$

$$\frac{1}{R'_4} = \frac{\left[\frac{Z_{\text{DAC}+} \times \alpha \left(\frac{R_3}{R_2 + R_3} \right)}{1 - \frac{R_3}{R_2 + R_3}} \right]}{2Z_{\text{DAC}-}} \frac{1}{\frac{V_{\text{DAC}-(\text{min})}}{V_{\text{REF}} - V_{\text{DAC}-(\text{min})}} + 1} \quad (35)$$

$$\frac{1}{R''_4} = \frac{\left[\frac{Z_{\text{DAC}+} \times \alpha \left(\frac{R_3}{R_2 + R_3} \right)}{1 - \frac{R_3}{R_2 + R_3}} \right]}{2Z_{\text{DAC}-}} + \left[\frac{V_{\text{DAC}+(\text{max})} \times \alpha \left(\frac{R_3}{R_2 + R_3} \right) - V_{\text{DAC}-(\text{min})}}{V_{\text{REF}} - V_{\text{DAC}-(\text{min})}} - 1 \right] \left(\frac{1}{R_G} \right) \frac{1}{\frac{V_{\text{DAC}-(\text{min})}}{V_{\text{REF}} - V_{\text{DAC}-(\text{min})}} + 1} \quad (36)$$

$$\frac{1}{R'_Y} = \frac{1 - \frac{Z_{DAC+} \times \alpha \left(\frac{R_3}{R_2 + R_3} \right)}{R_G}}{2Z_{DAC-}} - \frac{1}{R'_4} \quad (37)$$

$$\frac{1}{R''_Y} = \frac{1 - \frac{Z_{DAC+} \times \alpha \left(\frac{R_3}{R_2 + R_3} \right)}{R_G}}{2Z_{DAC-}} - \left(\frac{1}{R'_4} + \frac{1}{R_G} \right) \quad (38)$$

These equations are easily solved when set up in a spreadsheet. To see an example Excel worksheet, go to <http://www.ti.com/lit/zip/slyt360> and click Open to view the WinZip directory online (or click Save to download the WinZip file for offline use). Then open the file DAC_Source_to_Op_Amp_Wksht.xls and select the “DAC Source to Op Amp, Filtered” worksheet tab.

The performance is similar to that shown in the SPICE simulation for Part 1 (Reference 1). Please refer to that simulation to see the effects of balancing and matching the filter impedance versus using a filter with unmatched impedance.

Conclusion

This article has shown a circuit implementation using a single-stage op amp to convert complementary-current

outputs from a current-sourcing DAC to a single-ended voltage. Equations were derived and a methodology presented for proper selection of component values to set the DAC's output-voltage compliance while maintaining balanced input signals to the op amp for best overall performance. Filter-design considerations were also included to explain proper insertion when filtering before the amplifier is desired.

Reference

For more information related to this article, you can download an Acrobat® Reader® file at www-s.ti.com/sc/techlit/litnumber and replace “litnumber” with the **TI Lit. #** for the materials listed below.

Document Title	TI Lit. #
1. Jim Karki, “Interfacing Op Amps to High-Speed DACs, Part 1: Current-Sinking DACs,” <i>Analog Applications Journal</i> (3Q 2009) slyt342	

Related Web sites

amplifier.ti.com

www.ti.com/sc/device/partnumber

Replace *partnumber* with DAC902, DAC2902, DAC5662, DAC5674, or THS3095

TINA-TI and spreadsheet support files for examples:

www.ti.com/lit/zip/slyt360

To download TINA-TI software:

www.ti.com/tina-ti

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Broadband	www.ti.com/broadband
DSP	dsp.ti.com	Digital Control	www.ti.com/digitalcontrol
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Military	www.ti.com/military
Logic	logic.ti.com	Optical Networking	www.ti.com/opticalnetwork
Power Mgmt	power.ti.com	Security	www.ti.com/security
Microcontrollers	microcontroller.ti.com	Telephony	www.ti.com/telephony
RFID	www.ti-rfid.com	Video & Imaging	www.ti.com/video
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

TI Worldwide Technical Support

Internet

TI Semiconductor Product Information Center Home Page

support.ti.com

TI Semiconductor KnowledgeBase Home Page

support.ti.com/sc/knowledgebase

Product Information Centers

Americas	Phone	+1(972) 644-5580
Brazil	Phone	0800-891-2616
Mexico	Phone	0800-670-7544
	Fax	+1(972) 927-6377
	Internet/Email	support.ti.com/sc/pic/americas.htm

Europe, Middle East, and Africa

Phone	
European Free Call	00800-ASK-TEXAS (00800 275 83927)
International	+49 (0) 8161 80 2121
Russian Support	+7 (4) 95 98 10 701

Note: The European Free Call (Toll Free) number is not active in all countries. If you have technical difficulty calling the free call number, please use the international number above.

Fax	+ (49) (0) 8161 80 2045
Internet	support.ti.com/sc/pic/euro.htm

Japan

Fax	International	+81-3-3344-5317
	Domestic	0120-81-0036
Internet/Email	International	support.ti.com/sc/pic/japan.htm
	Domestic	www.tij.co.jp/pic

Asia

Phone	
International	+91-80-41381665
Domestic	<u>Toll-Free Number</u>
Australia	1-800-999-084
China	800-820-8682
Hong Kong	800-96-5941
India	1-800-425-7888
Indonesia	001-803-8861-1006
Korea	080-551-2804
Malaysia	1-800-80-3973
New Zealand	0800-446-934
Philippines	1-800-765-7404
Singapore	800-886-1028
Taiwan	0800-006800
Thailand	001-800-886-0010
Fax	+886-2-2378-6808
Email	tiasia@ti.com or ti-china@ti.com
Internet	support.ti.com/sc/pic/asia.htm

Safe Harbor Statement: This publication may contain forward-looking statements that involve a number of risks and uncertainties. These "forward-looking statements" are intended to qualify for the safe harbor from liability established by the Private Securities Litigation Reform Act of 1995. These forward-looking statements generally can be identified by phrases such as TI or its management "believes," "expects," "anticipates," "foresees," "forecasts," "estimates" or other words or phrases of similar import. Similarly, such statements herein that describe the company's products, business strategy, outlook, objectives, plans, intentions or goals also are forward-looking statements. All such forward-looking statements are subject to certain risks and uncertainties that could cause actual results to differ materially from those in forward-looking statements. Please refer to TI's most recent Form 10-K for more information on the risks and uncertainties that could materially affect future results of operations. We disclaim any intention or obligation to update any forward-looking statements as a result of developments occurring after the date of this publication.

E093008

TINA-TI is a trademark of Texas Instruments. Acrobat and Reader are registered trademarks of Adobe Systems Incorporated. Excel is a registered trademark of Microsoft Corporation. WinZip is a registered trademark of WinZip International LLC. All other trademarks are the property of their respective owners.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
RF/IF and ZigBee® Solutions	www.ti.com/lprf

Applications

Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2009, Texas Instruments Incorporated