T-51-09-16






DAC73 DAC736

High Resolution 16-BIT DIGITAL-TO-ANALOG CONVERTER

FEATURES

- 16-BIT RESOLUTION
- ±1/2LSB MAXIMUM NONLINEARITY
- LOW DRIFT
- CURRENT OR VOLTAGE OUTPUT
- INTERNAL GAIN, OFFSET, AND LINEARITY ADJUSTMENT
- LATCHED INPUTS (DAC73)
- LOW COST



DESCRIPTION

The DAC73 is a 16-bit modular high performance digital-to-analog converter in a 2" x 4" x 0.4" (50.8mm x 101.6mm x 10.2mm) package. The low drift and ultra-high linearity of the DAC73 provide voltage or current output signals that are accurate to $\pm 0.00075\%$ of full scale input range at 25°C ambient.

The critical components including the current steering switches, the temperature-compensated zener reference, and the precision laser-trimmed bit resistor network are contained in a single ceramic hybrid package.

The feedback and reference resistors are laid out for maximum stability with low current density and ±10ppm/°C maximum temperature coefficient with

±1ppm/°C tracking. This insures very-low superposition errors and low temperature coefficient of gain.

The inputs are TTL-compatible CMOS and contain level triggered latches in an 8-bit format for microprocessor data bus compatibility. No external components are required to achieve full 16-bit accuracy. Gain and offset potentiometers are also included in the DAC73.

The DAC736 has electrical specifications identical to the DAC73, but it is pin-compatible with the AD1136. The input latches, bit adjust pins, ground sense pin, and internal offset adjust pot are not included.

International Airport industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 748-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

©1980 Burr-Brown Research Corporation

PDS-419A

Printed in U.S.A. August, 1982

T-51-09-16

SPECIFICATIONS

ELECTRICAL

T_A = +25°O and rated power supplies unless otherwise noted.

	DAC73J/DAC736J		DAC73K/DAC736K MIN TYP MAX			UNITS	
MODEL	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT							
DIGITAL INPUT		1 1	16			16.	Bits
Resolution - CSB, COB Logic Levels (TTL-Compatible CMOS)		1 1					
Logical "1" (at +1.0µA)	+3.5	1 1	+5,5	+3.5		+5.5	VDC
Logical "0" (at -0.5mA)	-0.5	1	+1.5	-0.5		+1.5	VDC
TRANSFER CHARACTERISTICS							
ACCURACY							
Linearity Error at 25°C		1 1	±0.0015			±0.00075	% of FSR(1)
Gain Error,(2) Voltage CSB		±0.005	±0.02		±0.005	±0.02	% %
COB		±0.01	±0.05		±0.01 ±0.05	±0.05 ±0.25	%
Current		±0.05	±0.25 ±0.8		±0.05	±0.25	mV
Offset Error,(2) Voltage, Unipolar Bipolar		-	±10			±10	mV
Current, Unipolar			±1			±1	μΑ
Bipolar			±5			±5	μA
Monotonicity Temp. Range 16 Bits for K, 15 Bits for J		±15		^+5		+35	•0
DRIFT (Over specified temp. range)							1
Total Drift (includes gain, offset, and linearity drift) CSB		±9.5	±24		±9.5	±24	ppm of FSR/°(
COB		±9	±22		±9	±22	ppm of FSR/%
Total Error over Temp. Range(3)							1
Voltage, Unipolar 0°C to 70°C		±0.043	±0.108		±0.043	±0.108	% of FSR
Bipolar		±0,040	±0.099		±0.040	±0.099	% of FSR
Voltage, Unipolar 15°C to 35°C		±0.010	±0.024		±0.010	±0.024 ±0.022	% of FSR
Bipolar		±0.009	±0.022	i	±0.009 ±4	±10	% of FSR ppm/°C
Gain (Exclusive of reference drift) Offset (Exclusive of reference drift)		±4	±10		±4	±10	ppille
Unipolar	l	±0.5	±2		±0.5	±2	ppm of FSR/%
Bipolar		±2	±5		±2	±5	ppm of FSR/%
Differential Linearity over Temperature	l	±1	±2		±1	±2	ppm of FSR/%
Linearity Error over Temperature		±1	±2	1	±1	±2	ppm of FSR/%
SETTLING TIME		· · · · · · · · · · · · · · · · · · ·					
Voltage (to ±0.00075% of FSR)	ł	į		! i			1
Output: 20V Step		1	50]		50.	μsec
1LSB Step(4)		6	10		6	10	μsec
Slew Rate		18			18		V/µsec
Current (to ±0.00075% of FSR)		6	l	1	6	[μsec
Output: 2mA Step COB Switching Transient Magnitude		600	Į.		600		mV
COB Switching Transient Magnitude	İ	0.45	İ		0.45	İ	V-µsec
OUTPUT	Ļ		1		L	<u> </u>	
ANALOG OUTPUT	I	<u> </u>	T	T			1
Voltage Output			<u> </u>	1	ŀ	ļ	l
Ranges - CSB		0 to +5	ì		0 to +5	l	<u> </u>
		0 to +10	1		0 to +10	l	V
COB .		±2.5, ±5, ±10			±2.5, ±5, ±10	+4	mA
Output Current - Unipolar Bipolar	1	1	+4 +2	l	i	±2	mA
·	ł	0.03	0.05		0.03	0.05	n
Output Impedance (DC) Short Circuit Duration	le le	definite to Com		Inc	efinite to Com		
Current Output	. "	1	Ī	, ,	1	l	1
Ranges - CSB		0 to -2	1.	1	0 to -2	!	mA
COB	1	±1		ł	±1]	mA
Output Impedance - Unipolar	1	15			15		kn kn
Bipolar	1	4.4 -1.5 to +10		[.	4.4 -1.5 to +10	[kΩ. V
Compliance	,5.990		6.010	5.990	6.000	6.010	V
INTERNAL REFERENCE VOLTAGE Maximum External Current(5)	1 10.000	6.000	+4	L	1	+4	mA
Temp. Coeff.		±4	±10	1	±4	±10	ppm/°C
OUTPUT NOISE	 	+	├		 	 	
Current, COB	1	1		1	1	Ì	1
0.1Hz to 10Hz	.1	1 1	1		1 1		nA, p-p
10Hz to 100kHz		4	1		4		nA, rms
Voltage, COB, ±10V Range		1				'	
0.1Hz to 10Hz	1	10 70			10 70	1	μV, p-p μV, rms
10Hz to 100kHz							

ELECTRICAL (CONT)

	DAC73J/DAC736J			DAC73K/DAC736K			71-07-	
MODEL	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
STABILITY, LONG TERM								
Gain (Exclusive of reference)		±30	1		±30		ppm/103hr	
Offset COB (Exclusive of reference)		±30			±30-		ppm of FSR/	
		±5	i l		±5		103hr ppm of FSR/	
CSB		10		1	72		103hr	
				1	±0.25		LSB/103hr	
Linearity		±0.25 ±10	1	i I	±10.25	±20	ppm/103hr	
Reference					±10	120	ppn/tu>nr	
POWER SUPPLY SENSITIVITY								
Unipolar Offset			1	1 1				
±15VDC		±0.0001	ł		±0.0001		% of FSR/% V	
+5VDC		±0.0001	į	ł	±0.0001		% of FSR/% Vs	
Bipolar Offset	Ì			1 1	±0.0004		% of FSR/% Vs	
±15VDC		±0.0004		[·]	±0.0004		% of FSR/% V	
+5VDC		±0.0001		1	±0.0001		74 Ut FSIT/76 VS	
Gain		±0.001	1	1	±0.001		% of FSR/% Vs	
±15VDC +5VDC		±0.0005	l	1	±0.0005		% of FSR/% Vs	
POWER SUPPLY REQUIREMENTS		_0.0000		 				
Rated Voltage		±15, +5	i		±15, +5		VDC	
Range	±14,5, +4.75	±15, +5	±15.5, ±5.25	,±14.5, +4.75	±15, +5	±15.5, +5.25	VDC	
Supply Drain, ±15VDC (no load)		+35, -45	+50, -60		+35, -45	+50, -60	mA.	
+5VDC (logic supply)		9			9		mA	
TEMPERATURE RANGE						170	•6	
Specification	0	1	+70	0		+70	*C	
Storage	-55	<u> </u>	+100	-55		+100	, °C	
PRICES								
1-24	ľ	242/220			286/260 257/234		s	
25-99	ļ	218/198					. *	
100-249		193/175		l	228/206		[

NOTES:


- NOTES:


 1. FSR means Full Scale Range and is 20V for ±10V range, 10V for ±5V range, etc.

 2. Adjustable to zero with internal trim potentiometer (offset adjustment external on DAC736).

 5. Maximum with no degradation of specifications. 3. With gain and offset errors adjusted to zero at +25°C.


MECHANICAL





BURR-BROWN CORP

22E D



T-51-69-14 **DISCUSSION OF SPECIFICATIONS**

DIGITAL INPUT CODES

The DAC73/736 accepts complementary digital input codes in CSB or COB format. The COB model may be connected by the user for either complementary offset binary (COB) or complementary two's complement (CTC) codes (see Table I).

TABLE I. Digital Input Codes.

DIGITAL INPUT CODES								
CSB, COB MODELS	MSB LSB All bits ON 0000000 Mid Scale 0111111 All Bits OFF 1111111 1000000	Binary +Full Scale	COB Compl. Offset Binary +Full Scale Zero -Full Scale -1LSB	CTC* Compl. Two's Comple- ment -1LSB -Full Scale Zero +Full Scale				

*Invert the MSB of the COB code with an external inverter to obtain CTC code.

INPUTS

Each bit input of the DAC73 consists of a buffered CMOS D type latch (see Figure 1). Bits 1 (MSB) through 8 are latched by a low level on pin 6. Bits 9 through 16 (LSB) are latched by a low level on pin 21. The latch inputs may be left open for transparent transfer of data.






FIGURE 1. DAC73 Input.





The DAC736 inputs are CMOS inverters with $10k\Omega$ pullup resistors (see Figure 2).




FIGURE 2. DAC736 Input.

The DAC73 and DAC736 can be driven directly by open collector or totem pole TTL logic.

ACCURACY

Linearity

This specification describes one of the truest measures of D/A converter accuracy. As defined it means that the analog output will not vary by more than $\pm 0.00075\%$ max (CSB, COB) from a straight line drawn through the end points (all bits ON and all bits OFF) at $+25^{\circ}$ C (see Figure 3).




FIGURE 3. Nonlinearity vs Temperature.

Differential Linearity

Differential linearity error of a D/A converter is the deviation from an ideal 1LSB voltage change from one adjacent output state to the next. A differential linearity error specification of $\pm 1/2$ LSB means than the output voltage step sizes can be anywhere from 1/2LSB to 3/2LSB when the input changes from one adjacent input stage to the next.

Monotonicity

Monotonicity over a ±5°C range for the DAC73 and DAC736 is guaranteed when ambient linearity is calibrated. This insures that the analog output will increase or remain the same for increasing 16-bit input digital codes.

DRIFT

Gain Drift is a measure of the change in the full scale range output over temperature expressed in LSB's per °C (see Figure 4). Gain Drift is established by: 1) testing the

end point differences for each DAC73 model at +25°C and the appropriate specification temperature extremes; 2) calculating the gain error with respect to the +25°C value; and 3) dividing by the temperature change. This is expressed in ppm/°C.

Offset Drift is a measure of the actual change in output with all "1"s on the input over the specified temperature range.

The maximum change in offset is referenced to the offset at +25°C and is divided by the temperature range. This drift is expressed in parts per million of full scale range per °C (ppm of FSR/°C).




FIGURE 4. Gain Drift Error (%) vs Temperature.

SETTLING TIME

Settling time for each DAC73/736 model is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input (see Figure 5).




FIGURE 5. Full Scale Range Settling Time vs Accuracy.

Settling times are specified to ±0.00075% of FSR; one for maximum full scale range changes of 20V and one for a 1LSB change. The 1LSB change is measured at the major carry (0111...11 to 1000...00), the point at which the worst case settling time occurs.

COMPLIANCE

Compliance voltage is the maximum voltage swing allowed on the current output while maintaining

BURR-BROWN CORP

specified accuracy. The maximum compliance voltage is -1.5V to +10V.

POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a percent of FSR per percent of change in either the positive, negative, or logic supplies about the nominal power supply voltages (see Figure 6).




FIGURE 6. Power Supply Rejection vs Power Supply Ripple Frequency.

REFERENCE SUPPLY

All models are supplied with an internal +6V reference voltage supply. This reference voltage (pin 52) has a tolerance of $\pm 0.05\%$ and is connected internally for specified operation. The zener is selected for a Gain Drift of typically ± 4 ppm/°C and is burned-in for a total of 48 hours for guaranteed reliability. This reference may also be used externally but the current drain is limited to 4mA and constant load conditions.

INSTALLATION AND OPERATING INSTRUCTIONS

POWER SUPPLY CONNECTIONS

For optimum performance and noise rejection the DAC73/736 decoupling capacitors are included internally. Refer to Figure 13 for correct grounding connections.

OFFSET AND GAIN ADJUSTMENT

Before taking measurements or making adjustments, the DAC73/736 should be warmed up for at least 25 minutes. The DAC73 has internal gain and offset potentiometers that are connected to an internal regulated supply. In most applications no external adjustment will be required.

External offset and gain adjustment of the DAC736, or DAC73 if the application requires, maybe accomplished as shown in Figures 7 and 8. These external circuits could be used in an application using both unipolar and bipolar modes. Refer to Figures 9 and 10 for relationship of offset and gain adjustments to unipolar and bipolar D/A converters. The internal potentiometers could be used to null the unipolar gain and offset, and the external null

25E D 🖿 7.4373P2 007PP455 3 🖿

could be switched in by relays to null bipolar gain and offset. An alternate offset adjustment is shown on the DAC736 connection diagram.




FIGURE 7. External Gain Adjustment.




FIGURE 8. External Offset Adjustment.




FIGURE 9. Relationship of Offset and Gain Adjustments for a Bipolar D/A Converter.




FIGURE 10. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter.

OUTPUT RANGE CONNECTIONS

Internal scaling resistors in the DAC73/736 provide a wide range of output voltage range connections. These internal resistors may be connected to provide three bipolar output voltage ranges of $\pm 10V$, $\pm 5V$, or $\pm 2.5V$ or two unipolar voltage ranges of 0 to $\pm 5V$ or 0 to $\pm 10V$. Since the internal scaling resistors are an integral part of the DAC73/736, gain and offset drift are minimized by their use. Connections for DAC73/736 are shown in Table II. Figure 11 is a connection diagram.

TABLE II. Output Range Connections.

Output Range	Digital Input Codes			Connect Pin 44 to	
±10V ±5V ±2.5V 0 to +10V 0 to +5V	COB COB COB CSB	68 70 70 70 70	44 44 44 NG NC	69 69 69 69	47 NC 69 NC 69

In all cases pins 52 and 53 and pins 48 and 49 should be shorted together with low resistance/capacitance connections.




FIGURE 11. Output Amplifier Voltage Range Scaling Circuit.

TABLE III. Calibration Procedure.

LINEARITY ADJUSTMENT T-51-09-14

If it becomes necessary to adjust the linearity of the DAC73 or DAC736 after an extended time period or for operation under temperature extremes, the 4MSB's may be user-adjusted. For optimum operation the unit should be calibrated in its operating environment. Calibration is performed by a differential linearity adjustment at the first four major carries. This method of calibration is possible since the DAC73 and DAC736 have almost no superposition error. The calibration procedure including gain, offset, and linearity adjustment is outlined in Table III. Steps 1 and 10 may be omitted for linearity adjustment only.

External (DAC73 only)

The linearity adjustment of the first 4MSB's of the DAC73 may be accomplished externally either with potentiometers or with D/A converters. Using a DAC to adjust linearity will allow computer controlled accuracy adjustments of the DAC thus giving the capability of maintaining 16-bit accuracy over all environmental variations. Gain and offset may also be adjusted in this manner.

Eight-bit bipolar voltage output DAC's can be used for all of the adjustments. Each circuit is shown in Figure 12.

INSTALLATION CONSIDERATIONS

To maintain the extremely-high accuracy of the DAC73 and DAC736 when installed in a system environment, careful attention must be paid to grounding and to connection resistances. Figures 13 and 14 are examples of correct connection configurations to yield maximum accuracy. The effects of various wiring and contact resistances R₁, R₂, R₃, and R₄ are reduced or eliminated as follows.

R₁ appears in series with the feedback resistance and therefore introduces only a gain error that can be nulled during calibration.

 R_2 is inside the output amplifier feedback loop and its effect will be reduced by the loop gain.

In Figure 13 for the DAC736, R3 is in series with the load

	UEV		DVM R	EADING	
STEP	HEX INPUT CODE	ADJUST POTENTIOMETER(1)	UNIPOLAR MODE	±10 VOLT BIPOLAR MODE	DESCRIPTION
1	FFFF	R _{V6} (2)	V0.0	-10.0000V	Null Offset
2	F000	N/A	V ₄	V ₄ :	Read Output Voltage
3	EFFF	R _{V4}	V ₄ + 153μV	V ₄ + 305μV	Adjust R _{V4} until DVM reads V ₄ + 1LSB
4	E000	N/A	v ₃	v ₃	Read Output Voltage
5	DFFF	R _{V3}	V ₃ + 153μV	V ₃ + 305μV	Adjust R _{V3} until DVM reads V ₃ + 1LSB
6	C000	N/A	V ₂	V ₂	Read Output Voltage
7	BFFF	R _{V2}	V ₂ + 153μV	V ₂ + 305μV	Adjust R _{V2} until DVM reads V ₂ + 1LSB
8	8000	N/A	V ₁	v ₁	Read Output Voltage
9	7FFF	R _{V1}	V ₁ + 153μV	V ₁ + 305μV	Adjust R _{V1} until DVM reads V ₁ + 1LSB
10	0000	R _{V5}	+9.999847V	+9.999695V	Adjust Gain

NOTES: 1. For potentiometer location see Pin Assignments. 2. External offset adjustment on DAC736.

resistor and will cause an error in the voltage across R_L . One-half LSB error would result at full load for $R_3 = 0.02\Omega$. Therefore, if possible, sense the output voltage to include R_3 .




FIGURE 12. External Accuracy Adjustment.




FIGURE 13. DAC736 - Unipolar Mode.

Figure 14 illustrates the optimum connection made possible by the ground sense pin on the DAC73. In the configuration shown $R_F' = R_F$ and $R_B' \parallel R_B = R_{DAC} \parallel R_{BPO}$. This causes any signal developed across R_3 to be rejected as a common-mode input, and R_3 will not affect the voltage across R_L . This configuration will also reject noise present on the system common.

 R_4 is negligible in both circuits when ground connections are made as shown.




FIGURE 14. DAC73 - ±1.0V Bipolar Mode.

The DAC73/736 and the wiring to their connectors should be located to provide optimum isolation from sources of RFI and EMI. The key word in elimination of RF radiation or pickup is loop area. Therefore, signal leads and their return conductors should be kept close together. This reduces the external magnetic field along with any radiation. Also, if a signal lead and its return conductor are wired close together they present a small flux-capture cross section for any external field.