





SPI BUS MSP432<->DAC8742H




Series LDO for Testing (not to be populated)



$$I_{avg} = (REF/R15) \cdot (R19/R20)$$

$$I_{mod} = (V_{mod}/R18) \cdot (R19/R20)$$




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in the system. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM_orderable	Designed for: Example	Mod. Date: 1/17/2019
TID #: N/A	Project Title: DAC8742H-PAFF Discrete Loop Powered Transm	
Number: DAC8742H-PAFF Rev: E1	Sheet Title:	
Rev: Version control disabled	Assembly Variant: [No Variations]	Sheet: 2 of 3
Drawn By:	File: DAC8740H_PAFF_SchDoc	Size: B
Engineer:	Contact: http://www.ti.com/support	



Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	Top Overlay				
2	Top Solder	Solder Resist	0.40mil	3,5	
3	Top Layer	Copper	1.40mil		
4	Dielectric 1	FR-4	59.20mil	4,8	
5	Power	Copper	1.42mil		
6	Dielectric 2		10.00mil	4,2	
7	GND Layer	Copper	1.42mil		
8	Dielectric 3		5.00mil	4,2	
9	Bottom Layer	Copper	1.40mil		
10	Bottom Solder	Solder Resist	0.40mil	3,5	
11	Bottom Overlay				

Z21 ■ Install label in silkscreened box after final wash. Text shall be 8 pt font. Text shall be per the Label Table in the PDF schematic.
 Z22 ■ These assemblies are ESD sensitive, ESD precautions shall be observed.
 Z23 ■ These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
 Z24 ■ These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.



COMPONENTS MARKED 'DNP' SHOULD NOT BE ORDERED. SEE TOP DRAWING FOR 'DNP' DEKRAAM 2TIN340QPM03
 ASSEMBLY VARIANT: [No Variations] [no variations] [no variations]

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

DESIGN INFORMATION

MIN. TRACK WIDTH: 8_MIL
 MIN. CLEARANCE: 0.2 mm
 MIN. VIA PAD SIZE: 24_MIL

MINIMUM ANNULAR RING 0.05mm (2MIL) EXTERNAL
 PER IPC-D-275 CLASS 2 LEVEL C
 REGISTRATION TOLERANCES: METAL +/- 5_MIL, HOLES +/- 3_MIL
 HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- 3_MIL

MATERIAL:

FR-408 FR-4 High Tg OTHER _____
 THICKNESS: 62 MIL (1.6mm) +/-10% OTHER _____
 TOLERANCE: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____
 BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2
 OTHER +/- _____

DRILLING:

REFERENCE: AS SHOWN NC_DRILL FILES
 PTH COPPER THICKNESS: 20-30 um OTHER _____

BOARD FINISH:

SILKSCREEN: TOP BOTTOM
 SILKSCREEN COLOR: WHITE OTHER _____
 SOLDER RESIST COLOR: GREEN OTHER _____
 MATTE SEMI-GLOSS

SURFACE FINISH: IMMERSION GOLD (ENG) ENEPG
 IMM. TIN/SILVER OR EQUIV OTHER _____

ARRAY/PANEL: CUT AND TRIM PER M1 BOARD OUTLINE
 N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF:
 ANSI IPC-A-600F CLASS -> 1 2 3
 RoHS OTHER PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
 PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:
 MICROSECTION: YES
 BARE BOARD ELEC. TEST: NONE REQUIRED PER ORDER

TEXAS INSTRUMENTS


PROJECT TITLE:
 DAC8742H-PAFF Discrete Loop Powered Transmitter

DESIGNED FOR:
 Example

FILE NAME:
 DAC8740H_PAFF_PCB.PcbDoc

ENGINEER: _____ LAYOUT BY: _____

SCALE: 1.00 ALTUM DESIGNER VERSION:
 16.1.12.290



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM_orderable	Designed for: Example	Mod. Date: 1/16/2019
TID #: N/A	Project Title: DAC8742H-PAFF Discrete Loop Powered Transm	
Number: DAC8742H-PAFF Rev: E1	Sheet Title:	
SVN Rev: Version control disabled	Assembly Variant: [No Variations]	Sheet: 2 of 3
Drawn By:	File: MSP430_Schematic_SchDoc	Size: B
Engineer:	Contact: http://www.ti.com/support	



http://www.ti.com
© Texas Instruments 2016

