










ASP-134486-01




ASP-134486-01




ASP-134486-01




ASP-134486-01




ASP-134486-01




ASP-134486-01




ASP-134486-01











ASP-134486-01



ASP-134486-01




ASP-134486-01




- Connector includes:
- 16 LVDS pairs + 2 DCLK + 1FCLK for DUT1
 - DOUTP/M1_n, DCLKP/M1.3, FCLKP/M1
 - 16 LVDS pairs + 2 DCLK + 1FCLK for DUT2
 - DOUTP/M2_n, DCLKP/M2.4, FCLKP/M2
 - LVDS SPI Lines
 - 4 Data pairs -> S_DATAP/M_1/2/3/4
 - 2 Clock pair -> S_CLKP/M_1/2
 - 2 SEN pair -> S_SENP/M_1/2
 - 6 LVDS high speed clock pairs (from FPGA)
 - CLKP/M_n
 - 4 LVDS sync pairs (from FPGA)
 - SYNCP/M_n
 - 6 CMOS SPI signals (SC -> SPI CMOS)
 - SC_DATA_n, SC_SCLK_n, SC_SEN_n
 - SC_SDOUT_n
 - 36 general purpose I/Os -> GPIOx
- SPI Buses from FX3
- I2C from FX3
 - SPI bus (FX3_COM bus with 6 SENs)
- Power lines for DUT
- 5 Power lines from the Sullins Connector
 - 1.8, 2.5 & 3.3V FPGA supplies.
- FX3 VIO for reading IDs
- Clocks from LMK
- 5 DCLK lines
 - 6 SDCLK lines
 - Option for 2 more DCLK lines
 - 100M CLK
- JESD high speed lines
- 4 GTP RX/TX lines
 - 2 MGT_REFCLK lines
 - MGT Ref signal
- Option to use FPGA's on-chip ADC if necessary
- 200M crystal clock input for the DUT board.

- Connector includes:
- HA: 21 pairs + 3 clock pairs - powered by 2.5V
 - LA: 30 pairs + 4 clock pairs - powered by 2.5V
 - HB: 18 pairs + 3 clock pairs - powered by VIO_B_M2C
- GTP: 10 + 10 GTP + 2 REFCLKs
- VREFA and VREFB for signalling levels of Bank A (HALLA) are unused.
- I2C from FX3


FX3 Schematic and Connections




FX3 Power Supply Block



POWER CTRLs and GPIOs




FX3-FPGA SIGNALS




SPI BUSES







RESET LOGIC





PROM




USB_typeC.SchDoc




FX3_Sup.SchDoc




SupplyDecap.SchDoc




LVL Shifters




JTAG Connector



SPI Flash




I/P and O/P Ports




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

A

A




Clock Buffer





B

B



200 MHz Crystal



C


C

D


D

DDR3.SchDoc


DDR3 Schematic and Connections




DDR Signals




SUPPLY DECAPS




Power_Module.SchDoc




3.3V @ 1.5A
3.32Vact with 2.3mVpp ripple




2.5V @ 1.5A
2.52V_{act} with 2.6mV_{pp} ripple




1.8V @ 1.5A
1.79Vact with 2.3mVpp ripple



1.35V @ 1.5A
1.36V_{act} with 2.8mV_{pp} ripple




1V @ 1.5A
1Vact with 5.3mV_{pp} ripple




1.2V @ 2A
1.2V_{act} with 2.8mV_{pp} ripple

PORTS



Input Supply Range : 4.8-5.2V

POWER SEQUENCING



NOTES

```
FPGA_INT -> 1_SUP
FPGA_BRAM -> 1_SUP
FPGA_AUX -> 1P8_SUP
FPGA_VCCO -> 1P35_SUP, 2P5_SUP & 3P3_SUP
GA_MGTAVCC-> 1_SUP
GA_MGTAVTT-> 1P2_SUP
PGA_ADC_SUP-> 1P8_SUP
```




SEQUENCING

```

FPGA_INT
FPGA_BRAM
FPGA_MGTAVCC  -->  FPGA_AUX
FPGA_ADC_REF  -->  FPGA_ADC_SUP  -->  FPGA_VCCO

```

TestPoints.SchDoc




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: TSWDC1558BEVM	Designed for: Public Release	Mod. Date: 3/2/2023
TID #: N/A	Project Title: DC155C	
Number: DC155C	Rev: 1P0	Sheet Title: Test Points
SVN Rev: Not in version control	Assembly Variant: 001	Sheet: 14 of 18
Drawn By: TI	File: DC155C_Testpoints.SchDoc	Size: C
Engineer: Rahul Kulkarni	Contact: http://www.ti.com/support	http://www.ti.com



© Texas Instruments 2023



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: TSWDC155BEVM		Designed for: Public Release		Mod. Date: 3/2/2023	
TID #: N/A		Project Title: DC155C			
Number: DC155C	Rev: 1P0	Sheet Title: FPGA Bank Volt Lvl			
SVN Rev: Not in version control		Assembly Variant: 001		Sheet: 15 of 18	
Drawn By: TI		File: DC155C FPGA Bank Supply.SchDoc			Size: A4
Engineer: Rahul Kulkarni		Contact: http://www.ti.com/support			



<http://www.ti.com>

© Texas Instruments 2023

A

B

C


D

A

B

C

D



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: TSWDC155BEVM		Designed for: Public Release		Mod. Date: 3/2/2023	
TID #: N/A		Project Title: DC155C			
Number: DC155C		Rev: 1P0		Sheet Title: Power Supply	
SVN Rev: Not in version control		Assembly Variant: 001		Sheet: 17 of 18	
Drawn By: TI		File: DC155C Board Power Supply.SchDoc		Size: A4	
Engineer: Rahul Kulkarni		Contact: http://www.ti.com/support			



<http://www.ti.com>
© Texas Instruments 2023

1

2

3

4

H1

A technical drawing of a screw. It features a hexagonal head on the left and a threaded shaft extending to the right. The threads are represented by a series of parallel lines of varying lengths to indicate the helical shape.

RM3X8MM 2701

H2



RM3X8MM 2701

H3



RM3X8MM 2701

H4



RM3X8MM 2701

H5

A chemical structure of a benzene ring, represented as a hexagon with a circle inside.

1893

H6

A skeletal structure of a benzene ring, represented as a regular hexagon with a circle inside, indicating aromaticity.

1893

H7

A skeletal structure of a benzene ring, represented as a regular hexagon with a circle inside, indicating aromaticity.

1893

H8

A skeletal structure of a benzene ring, represented as a regular hexagon with a circle inside, indicating aromaticity.

1893



PCB Number: DC155C
PCB Rev: 1P0

PCB
LOGO
Texas Instruments



PCB
LOGO
FCC disclaimer

PCB
LOGO
WEEE logo

SH-J1



SH-J2



LOGO6



ZZ1

Label Assembly Note

This Assembly Note is for PCB labels only

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: TSWDC155BEVM	Designed for: Public Release	Mod. Date: 3/2/2023	 TEXAS INSTRUMENTS http://www.ti.com
TID #: N/A	Project Title: DC155C		
Number: DC155C	Rev: 1P0	Sheet Title: Hard Ware	
SVN Rev: Not in version control	Assembly Variant: 001	Sheet: 18 of 18	
Drawn By: TI	File: DC155C Hardware.SchDoc	Size: B	
Engineer: Rahul Kulkarni	Contact: http://www.ti.com/support		© Texas Instruments 2023