

ECG 12 Channel Mainboard

Variant: [No Variations]

4/26/2024
V2.1

RELEASED4/26/2024

Page	Index
1	COVER PAGE
2	BLOCK DIAGRAM
3	
4	
5	
6	
7	
8	
9	
10	

Page	Index
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	

Page	Index
21	
22	
23	
24	
25	
26	
27	
28	
29	
30	


DESIGN CONSIDERATIONS

DESIGN NOTE:
Example text for informational design notes .

LAYOUT NOTE:
Example text for critical layout guidelines.


DESIGN NOTE:
Example text for critical design notes.

DESIGN NOTE:
Example text for debug notes.



DESIGN NOTE:
Stresses beyond those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to Absolute Maximum Rating Conditions for extended periods may affect device reliability

(c) 2020 Hydratech		CONFIDENTIAL. Do not distribute.	
Project: ECG 12 Channel Mainboard		Variant: [No Variations]	
Page Contents: [01] - COVER PAGE.SchDoc		Checked by: -	
Size: -	DWG NO: -	Revision: V2.1	
Date: 4/26/2024	www.hydratech.vercel.app		Sheet 1 of 6



(c) 2020 Hydratech

CONFIDENTIAL. Do not distribute.

Project: ECG 12 Channel Mainboard

Variant: [No Variations]

Page Contents: [02] - BLOCK DIAGRAM.SchDoc

Checked by: -

Size: -

DWG NO: -

Revision: V2.1


Date: 4/26/2024

www.hydratech.vercel.app


Sheet 2 of 6

POWER, MECH, LED


LDO



Power LED




Mounting Holes



Mounting holes 2mm pad 2mm drill
BOARD MOUNTING HOLES
4x ON THE CORNERS

Fiducials



(c) 2020 Hydratech		CONFIDENTAL. Do not distribute.	
Project: ECG 12 Channel Mainboard		Variant: [No Variations]	
Page Contents: [03] - POWER, MECH, LED.SchDoc		Checked by: -	
Size: -	DWG NO: -		Revision: V2.1
Date: 4/26/2024 www.hydratech.vercelapp			Sheet 3 of 6

Connector to Raspberry

Before device power up, all digital and analog inputs must be low. At the time of power up, keep all of these signals low until the power supplies have stabilized, as shown in Figure 105.

Allow time for the supply voltages to reach their final value, and then begin supplying the master clock signal to the CLK pin. Wait for time t_{CKI} , then transmit a reset pulse using either the RESET pin or RESET command to initialize the digital portion of the chip. Issue the reset after t_{POR} or after the VCAP1 voltage is greater than 1.1 V, whichever time is longer. Note that:

- t_{RST} is described in Table 38.
 - The VCAP1 pin charge time is set by the RC time constant; see Figure 31.
- After releasing the RESET pin, program the configuration registers; see the **CONFIG1: Configuration Register 1** (address = 0x1B) (reset = 0x00) section for details. The reset-pin sequence timing is shown in Table 38.





Table 38. Timing Requirements for Figure 105

		MIN	MAX	UNIT
t _{boot}	Wait after power up until reset	2 ¹⁵		t _{0.5}
t _{reset}	Reset instruction	2		t _{0.5}



DESIGN NOTE

 $V_{CAP1}: V_{VSS} + 1.2V$

VCAP2: (AVDD+AVSS)/2

V_{CAP3}: AVDD + 1.5V[illegible]

1	2	3	4	5	6	7	8	
REVISION HISTORY								
A								A
B								B
C								C
D								D
1	2	3	4	5	6	7	8	

(c) 2020 Hydratech		CONFIDENTIAL. Do not distribute.	
Project: ECG 12 Channel Mainboard		Variant: [No Variations]	
Page Contents: [05] - REVISION HISTORY.SchDoc		Checked by: -	
Size: -	DWG NO: -		Revision: V2.1
Date: 4/26/2024 www.hydratech.vercelapp			Sheet 5 of 6

(c) 2020 Hydratech		CONFIDENTIAL. Do not distribute.	
Project: ECG 12 Channel Mainboard		Variant: [No Variations]	
Page Contents: [05] - REVISION HISTORY.SchDoc		Checked by: -	
Size: -	DWG NO: -		Revision: V2.1
Date: 4/26/2024 www.hydratech.vercel.app		Sheet 5 of 6	

1

2

3

4

Designator
[01] - COVER PAGE.SchDoc



Designator
[02] - BLOCK DIAGRAM.SchDoc



Designator
[03] - POWER, MECH, LED.SchDoc



Designator
[04] - AFE, CONNECTOR.SchDoc



Designator
[05] - REVISION HISTORY.SchDoc



Mark Not Mount Components as

NF

NOTES

DRAFT - Very early stage of schematic, ignore details.

PRELIMINARY - Close to final schematic.

CHECKED - There should not be any mistakes. Tell the engineer if you find one.

RELEASED - A board with this schematic has been sent to production.

*

(c) 2020 Hydratech		CONFIDENTIAL. Do not distribute.	
Project: ECG 12 Channel Mainboard		Variant: [No Variations]	
Page Contents: ECG 12 Channel Mainboard V3.1.SchDoc		Checked by: -	
Size: -	DWG NO: -		Revision: V2.1
Date: 4/26/2024 www.hydratech.vercel.app		Sheet 6 of 6	

[Platform] TitleBlock

4