



ADC12DJ5200RF_JMOD

Capture

Test Selection

Single Tone

	Value	Unit
SNR	0	dBFS
SFDR	0	dBFS
THD	0	dBFS
SINAD	0	dBFS
ENOB	0	Bits
Fund.	0	dBFS
Phase	0	Rad
Next Spur	0	dBFS
HD2	0	dBFS
HD3	0	dBFS
HD4	0	dBFS
HD5	0	dBFS
NSD/Hz	-Inf	dBFS/Hz
		dBFS
		Hz

Test Parameters

 Auto Calculation of Coherent Frequencies Analysis Window (samples)



65536

ADC Output Data Rate

5G

ADC Input Target Frequency

0.000000000



ADCxxDJxx00RF EVM GUI

Select the device FT9R4002 - ADC12DJ5200RF

EVM

Control

JESD204C

NCO Configuration

LMK04828

LMX2594

Low Level View

Broadcast

USB Status



Reconnect?

1. User Inputs

#1. Clock Source

On-board

#2a. On-board Fs Selection

Fs = 5000 Mpsps

#2b. External Fs Selection

5200 MH

#3. Sampling and Calibration Mode

JMODE31

Program Clocks and ADC

FPGA Reference Clock

250 MHz

Sampling Frequency

5000 MHz

SERDES Rate

16500 MHz

2. Temp Sensor:

ADC Temp

0 degrees C

LM95233 Local Temp

0 degrees C

Update Temperatures

START HERE!

This tab is used to control the EVM to program the clocks, basic mode of the ADC, and read the temperature. Once the EVM is programmed, the other tabs allow the user to configure the ADC.

1. User Inputs - How to program the EVM clocks and ADC:

#1. Clock Source - the DEVCLK to the ADC may be supplied by the on-board PLL/VCO or externally by the user. If the on-board clock is selected, choose the Fs at #2a. If the external clock is selected, enter the Fs at #2b. The third option is to provide an external reference to on-board PLL/VCO and choose the Fs at #2a.

#2a. On-board Fs Selection - The PLL/VCO will be programmed to provide any of the available sampling clock frequencies to ADC.

#2b. External Fs Selection - The user must enter the external Fs supplied (in MHz). The PLL/VCO will be powered down; see the Users Guide for details regarding external clocks required.

#3. Sampling and Calibration Mode - Choose the sampling and calibration mode for the ADC.

#4. Program Clocks and ADC - once all modes have been selected, press this button to write selections to the PLL/VCO, LMK04828, and ADC.

2. Temp Sensor - the temperature for the device and ambient (board) may be read.



ADCxxDJxx00RF EVM GUI

Select the device FT9R4002 - ADC12DJ5200RF

EVM

Control

JESD204C

NCO Configuration

LMK04828

LMX2594

Low Level View

Broadcast

JSB Status



Reconnect?

Power and Reset:

Soft Reset

Reset Device Registers

 POWER DOWN

Identificatio

Chip Type

x3

Chip Version

x2

Vendor ID

x451

Read All Fields

Dither:

 Dither Enable

Dither Amplitude

Small Dither Amplitude

Calibration:

 Enable Calibration Block

Disable Cal Block to Change Settings

 Enable Foreground Cal Enable Foreground Offset CAL Enable Background Cal Enable Background Offset CAL Cal Triggered/Running

Status:

Check CAL Status

 CAL_GOOD CAL_STOPPED FG_DONE

CAL Status Select

CALSTAT matches

CAL Trigger Source

CAL_SOFT_TRIG

Gain Control:

Input A:

Gain Full Scale INA

40960

800.006

mVpp

Input B:

Gain Full Scale INB

40960

800.006

mVpp

Digital Mux:

 PD_ACH PD_BCH

Digital Channel Binding A

ADC CH A -> Digital

Digital Channel Binding B

ADC CH B -> Digital

Over-range:

OVR Monitoring Period

7

1024

ADC Samples

Over-range Threshold T0

242

-0.488

dBFS

Over-range Threshold T1

171

-3.5

dBFS



ADCxxDJxx00RF EVM GUI

Select the device FT9R4O02 - ADC12DJ5200RF

EVM Control JESD204C NCO Configuration LMK04828 LMX2594 Low Level View

Broadcast JSB Status Reconnect?

DDC/Bypass Settings:

JMODE

Operating Mode

Input Mux Select:

Single Input:
 Input Selection

Dual Input:
 Channel Swap

Serializer

Pre-emphasis Strength

JESD204C Block Control:

JESD Block Enable
 Disable JESD Block to Change Settings

Scrambler Enable

Frames per Multiframe
 K Value K-1 Value

JSYNC_N Sync Request

SYNC Input Selection

JESD Test Mode

OFFSET BINARY
 DID
 FCHAR
 ALT_LANES

SERDES PLL LOCKED
 SYNC STATUS
 LINK UP Update JESD Status

SYSREF

SYSREF LVPECL Enable
 SYSREF AC Coupled

SYSREF Receiver Enable

SYSREF Processing Enable

SYSREF Inverted

SYSREF Zoom Enable

SYSREF SEL

Auto SYSREF Calibration

Auto SYSREF Calibration Done

SYSREF CAL Status

TIME STAMP

TIME STAMP LVPECL Enable
 TIME STAMP AC Coupled

TIME STAMP Receiver Enable

TIME STAMP Enable on LSB

SYSREF POSITION

23 22 21 20 19 18 17 16 15 14 13 12 11 10 09

Update SYSREF Position