



## **Contents**

PREFACEPresident and the second secon	
JESD204 TI REFERENCE DESIGN	
REFERENCES	
OVERVIEW	
HOW TO BUILD	
DESIGN	
Interfaces	
Programmable Parameters	
	_
MICROBLAZE BLOCK	7
JESD204 BLOCK	8
Data Block	9
DIRECTORY STRUCTURE	10
SCRIPTS	11
SOFTWARE	14
APPENDIX 1 REGISTER MAP	15
READ ONLY STATUS REGISTER	16
WRITEABLE BANK ADDRESSING	17
Bank 0 Registers	18
Bank 1 Registers	28
Bank 2 Registers	28
APPENDIX 2 GTX DRP ATTRIBUTES	29



#### **Preface**

This document details JESD204 TI reference design for both the Xilinx VC707 and Xilinx KC705 evaluation kit's using TSW14J10 interposer.

# **Important**

This reference design should not be used as an example for how to connect a specific ADC or DAC to a Xilinx FPGA. This reference design is capable of interfacing with all TI the FMC based ADC and DAC EVM's. To do this the design complexity is much greater than is required to simply interface to an ADC or DAC running with a specific configuration and much of the design has been abstracted and placed under HSDC Pro software control.

For a quick start to get your own design up and running. Refer to [1] Xilinx JESD204 LogiCORE IP Product Guide and start with the example design and demo testbench that is delivered when you generate a customized JESD204 core.



## **JESD204 TI Reference design**

The VC707 or KC705 plus TSW14J10 interposer are used as evaluation platforms for TI ADC and DAC products interfacing to Xilinx FPGA's and Xilinx JESD204 Intellectual property (IP). Both platforms work in conjunction with TI ADC and DAC EVM's and TI's PC based convertor evaluation software High Speed Data Convertor (HSDC) Pro. Figure's 1 shows an example of the system.




Figure 1 VC707/KC705 plus TSW14J10 convertor evaluation system using HSDC Pro


This document assumes the user is familiar with the operation and functionality of HSDC Pro for convertor evaluation. Please see [1] for details. The HSDC Pro installer includes pre built bitstreams generated using this reference design. You do not need to build this project to use HSDC Pro.

## References

- [1] SLWU087A.pdf HSDC Pro GUI User Guide available from www.ti.com.
- [2] LogiCORE IP JESD204 v5.2 "pg066-jesd204.pdf".
- [3] 7 Series FPGAs GTX/GTH Transceivers user guide v1.10 "ug476\_7Series\_Transceivers.pdf".
- [4] Kintex®-7 FPGAs Data Sheet: DC and Switching Characteristics v2.9 "ds182\_Kintex\_7\_Data\_Sheet.pdf"

## **Overview**

Figure 2 shows a high level block diagram of this design.



\*The RX FIFO + TX RAM must be less than the available device resources

Figure 2 FPGA Block Diagram

#### This reference design shows the following:

- Transceiver sharing between TX and RX JESD204 cores.
- Line rate switching through the full supported frequency range of the transceivers under software control.
- Interfacing to TX and RX JESD204 cores for data ingress and egress.
- Interfacing to TX and RX JESD204 cores for configuration of JESD204 link parameters using a MicroBlaze processor.
- Packaging hdl and IP blocks for use in IP integrator using TCL.
- Creating a JESD204 block diagram based design in IP integrator using TCL.



#### How to build

The reference design is built by running a single script as follows:

- 1. Unzip the reference design into a folder of your choice.
- 2. Open the 2014.1 Vivado GUI and change directory into the unzipped reference design folder.
- 3. Type source ./script/build\_it.tcl at the Vivado TCL console.
- 4. Wait for the build to complete.

The reference design is configured by default to build for the KC705 platform. If you wish to build for the KC705 or VC707 edit the BOARD variable at the start of the build\_it.tcl script.

Please see the scripts section of this document for a detailed overview of the operations performed by this script and the sub-scripts called by it.

The build it script will create a project **proj\_KC705** and build it. Upon completion the implemented design will be opened and exported for use in the SDK and the SDK will be opened.

After building the FPGA project you may rebuild the MicroBlaze software ELF file as follows:

- 1. Ensure you have built the project using the steps outlined above.
- 2. Using the Xilinx SDK. Create a new project of type **Xilinx Application Project.** Name this project **tsw** and create it based on the Empty Application Template.
- 3. Copy .c and .h files from folder ./sw\_src/tsw/src to ./proj\_KC705/proj\_KC705.sdk/SDK/SDK\_Export/tsw/src
- 4. Refresh the project view (press F5 or choose refresh from the file menu). The copied project files should then be visible and compile cleanly.
- 5. If you wish to build for a board other than the KC705 or change the firmware ID you must set #defines in the file version.h

See Appendix 1 for a full map and description of the registers accessible via the SPI control interface.



## Design

#### **Interfaces**

The following physical ports are included in the design.

- JESD204: There are 16 JESD204 lanes. One 8 lane receive link and one 8 lane transmit link. These ports are
  connected to the FMC HPC connector along with REFCLK and GLBLCLK to allow the connection of an ADC or DAC
  EVM.
- **SPI Control Port:** SPI port 2 is used as the control interface for the FPGA. Commands are written from the host PC to configure and control the programmable parameters of JESD204 sub-system. This SPI port uses the Xilinx SPI slave IP and is configured for 32 bit data transfers.
- SPI DATA Ports: SPI ports 0 and 1 are dedicated to transferring sample data to and from the host PC. These ports are only used to read from the data\_block RX FIFO's and write to the data\_block TX RAM's. The ports are configured for 32 bit data words.
- UART: There is a UART in the MicroBlaze sub-system. This UART is used to output system debug information.
   This port is connected to the USB UART on the VC707 and KC705.
- **LED's**: There is a bank of 8 LED's on both the VC707 and the KC705. These can be connected to various debug points in the system to show status.
- **RESET Push button:** A soft reset of the system can be performed from a push button. This is connected to the **NORTH SW3** button on the VC707 and **NORTH SW2** on the KC705.

## **Programmable Parameters**

These parameters are changeable under software control from HSDC Pro using the USB to SPI interface to the FPGA.

- JESD204 GTX REFCLK and line rate (see appendix 2 for an explanation of the parameters being reprogrammed).
- Number of JESD204 lanes in use.
  - 1 to 8 active transmitter ports.
  - 1 to 8 active receiver ports.
- JESD204 TX and RX link parameters.

As specified in [1] page 99 Table 20 "Link configuration parameters".

See Appendix 1 for a full map and description of the registers accessible via the SPI control interface.

## MicroBlaze Block

The **mb\_block** block implements the MicroBlaze processor susbsystem. Figure 3 shows an overview the internals of the **mb\_block** (please refer to the mb\_block created within IP Integrator for a more detailed view).




Figure 3 mb\_block

The MicroBlaze processor block is configured as follows:

- A MicroBlaze Debug Monitor provides JTAG access for debug and software development.
- Internal FPGA Block RAM's are used for program and data memory. The MicroBlaze does not use any off chip memory.
- An AXI SPI slave interface provides the control interface to the system. This SPI interface is both an SPI slave and an AXI slave. This interface is configured to generate an interrupt when its receive buffer is full.
- An AXI UART interface. This interface is provided purely for debug.
- Multiple AXI GPIO interfaces are setup to provide the register interface to the data\_block
- An AXI GPIO to drive the on board LED's (Note the LED's must be connected to the mb\_block for this to function.
   By default the LED's are connected to the jesd204\_block)
- Five AXI interface ports for connection to the **jesd204\_block**. These five AXI ports run, at 100MHz, slower than the rest of the mb\_block. This is due to a restriction on the maximum clock frequency of the AXI interface to the jesd204 TX and RX cores.



#### **IESD204** Block

The **jesd204\_block** implements the JESD204 IP and transceiver subsystem. Figure 4 shows an overview of the **jesd204\_block** (please refer to the jesd204\_block created within IP Integrator for a more detailed view).




Figure 4 JESD204 Block

#### The JESD204 block contains:

- Xilinx JESD204 v5.2 TX and RX IP configured with 8-lanes per link and shared logic in example design. The JESD204 TX and RX cores are configured and monitored via corresponding AXI4-Lite management interfaces [2].
- A shared logic block providing the shared Xilinx GTX transceiver logic and control interfaces for JESD204 IP.
- An AXI GPIO interface providing block-level control & status and GT debug interface.
- DRP configuration ports (implemented as AXI4 slave interfaces) enabling dynamic reconfiguration of the GTX
   CPLL (Channel DRP) and QPLL (Common DRP) attributes. The GTX clocking attributes corresponding to the
   supported frequency bands (see register CNFG\_IESD\_RATE) are listed in Appendix 2.



#### **Data Block**

The **data\_block** implements the data interface to the system. A FIFO is in included for each JESD204 RX lane and a RAM block for each JESD204 TX lane see figure 5 for a block diagram of the **data\_block** internals.




Figure 5 RX sample FIFO logic

Figure 6 shows how the JESD204 RX and TX lanes are connected to capture FIFO's and RAM's Figure 6 also shows how the FIFO's and RAMs are connected to the SPI ports. This split multiplexed arrangement allows the required sample data bandwidth to be shared between the two SPI ports. Each 32-bit SPI read or write causes the read or write multiplexor logic to advance to the next FIFO or RAM in the sequence. Individual enable bits are provided to control how many lanes are active and therefore the sequencing of the two read or write multiplexor's (See register RX\_CNFG and TX\_CNFG in appendix 1).

Capture and playback control of the data\_block is controlled from HSDC Pro by writing to registers RX\_CTRL and TX\_CTRL whilst monitoring the Sample Block Status bits in the Status Register.



## **Directory Structure**

#### ./hdl

Contains all the project hdl sources in individual directories.

## ./hdl/data\_block/

Contains the source hdl for the data\_block section of the design.

#### ./hdl/jesd204\_shared\_logic/

Contains the source hdl for the shared logic in the JESD204 section of the design.

#### ./hdl/axi\_drp\_config/

Contains the source hdl for the AXI to DRP interface used in the JESD204 section of the design.

#### ./script

Contains all the scripts and sub-scripts used to generate IP, package sub-blocks and build the design hierarchy in IPI see the script section of this document for an overview.

#### ./sw\_src

Contains the source code for the Microblaze software running in this reference design. See the software section in this document for an overview.

#### ./constraints

Contains the constraints files used to build this design for both the VC707 and the KC705.

After running the build\_it.tcl script you will find the following directories have been created.

#### ./local\_IP/projects/

This directory contains local projects generated to create packaged IP for use in the main project.

#### ./local\_IP/repository/

This directory contains packaged IP for use in the main project. This packaged IP can be reused in other projects.

## ./proj\_KC705/ or ./proj\_VC707/

This directory contains the actual reference design project.



## **Scripts**

The scripts directory contains all the script used to build the design from the sources provided.

#### build\_it.tcl:

This script is the main build script for the whole project. This script contains parameters that control the build configuration and does the following.

- Creates the main Vivado project.
- Creates directory ./local\_IP/projects/ to hold local projects created to package IP for use in the main project.
- Creates directory ./local\_IP/repository/ to hold locally created packaged IP.
- Calls script gen\_and\_pkg\_data\_block\_IP.tcl (see description that follows).
- Calls script **gen\_and\_pkg\_jesd204\_IP.tcl** (see description that follows).
- Calls script gen\_and\_pkg\_axi\_drp\_config\_IP.tcl (see description that follows).
- Adds the local packaged IP repository ./local\_IP/repository/ to the main project.
- Creates the top\_level\_block design in IP integrator.
- Adds and configures board specific clocking interfaces to the top\_level\_block.
- Calls script create\_jesd204\_subsys\_ipi.tcl (see description that follows).
- Calls script create\_mb\_subsys\_ipi.tcl (see description that follows).
- Adds and configures the data\_block to the top\_level\_block.
- Connects up the sub blocks in the top\_level\_block design.
- Sets the address map for the MicroBlaze processor.
- Adds the board specific constraints to the project.
- Calls script **gen\_fifo\_ip.tcl** (see description that follows).
- Calls script gen\_bram\_ip.tcl (see description that follows).
- Synthesizes the design.
- Implements the design and produces a bitstream.
- Exports the implemented design to the Xilinx SDK.

#### gen\_and\_pkg\_data\_block\_IP.tcl:

This sub-script creates and packages a project for the data\_block hdl to use as a block in IP integrator as follows:

- Creates a Vivado project ./local\_IP/projects/data\_block/data\_block.xpr.
- Imports hdl files from the ./hdl/data\_block/ directory.
- Packages the project using IP packager.
- Copies the packaged project to the local repository directory ./local\_IP/repository/.



#### gen\_and\_pkg\_jesd204\_IP.tcl:

This sub-script creates and packages a project for the jesd204 shared logic, used to combine the TX and RX cores, to use as a block in IP integrator as follows:

- Creates a Vivado project ./local\_IP/projects/jesd204\_ sl/jesd204\_ sl.xpr.
- Creates an 8 lane JESD204 transmit IP core.
- Creates a gtwizard IP core configured for the correct line rate and reference clock frequency.
- Opens the JESD204 example design (this actually creates the example design).
- Imports the *csl\_sync\_block* and *resets* hdl modules from the example design.
- Imports the *gtwizard\_0\_gt* hdl module from the gtwizard IP.
- Imports custom hdl files from the ./hdl/jesd204\_shared\_logic/ directory.
- Removes all unused files from the project.
- Packages the project using IP packager.
- Copies the packaged project to the local repository directory ./local\_IP/repository/.

## gen\_and\_pkg\_axi\_drp\_config\_IP.tcl:

This sub-script creates and packages a project for the AXI to DRP configuration IP, used to access the DRP busses for line rate switching, to use as a block in IP integrator as follows:

- Creates a Vivado project ./local\_IP/projects/axi\_drp\_config/axi\_drp\_config.xpr.
- Imports hdl files from ./hdl/axi\_drp\_config/ directory.
- Packages the project using IP packager.
- Configures the properties of the IP block.
- Configures the ports of the IP block.
- Copies the packaged project to the local repository directory./local\_IP/repository/.

#### create\_jesd204\_subsys\_ipi.tcl:

This sub-script creates the jesd204 sub-system as follows:

- Creates a hierarchical sub-block jesd204\_block.
- Adds and configures an 8 lane jesd204 TX.
- Adds and configures an 8 lane jesd204 RX.
- Adds the packaged jesd204\_sl IP.
- Connects up the sub blocks in the jesd204\_block design.
- Adds the packaged *axi\_drp\_config* IP for the channel drp interfaces.
- Connects up the eight channel drp interfaces.





Page 13 of 29

- Adds the packaged *axi\_drp\_config* IP for the common drp interfaces.
- Connects up the two common drp interfaces.
- Adds an axi\_gpio interface for control of the shared logic.
- Connects up the axi\_gpio interface to the shared logic.

#### create\_mb\_subsys\_ipi.tcl:

This sub-script creates a hierarchical sub block for the MicroBlaze sub-system

## gen\_fifo\_ip.tcl:

This script generates and configures the FIFO IP's used in the data\_block

#### gen\_bram\_ip.tcl

This script generates and configures the BRAM IP's used in the data\_block





Page 14 of 29

### **Software**

The source code for the software running on the MicroBlaze processor is included for reference. The following gives a brief overview of the functionality.

tsw.c This is the main source file that initializes the system and then runs in a loop processing received commands.

The commands are received over the SPI control port. An SPI Interrupt service routine places the commands into a software queue for the main loop to process.

**version.h** This files contains the software version number.

**global.h** This file contains the register address definitions for the SPI control interface.

tsw spi.c and tsw\_spi.h These files are the source files for the SPI interface functions.

queue.c and queue.h These files are the source files for the command queue.

data\_block.c and data\_block.h These files are the source files for the control of the data\_block.

*jesd204.c* and *jesd204.h* These files are the source files for the control of the jesd204 blocks.

*clocks.c* and *clocks.h* These files are the source files used for programming the line rate of the transceivers used by the jesd204 cores.



## **Appendix 1 Register Map**

This section details the map of the register interface that is accessed via the SPI control port SPI2 from the host PC. The register map is split into two sections. A single 32-bit read only status register and an addressable write only register space. The address range of the writeable register space is 30-bits. The 30-bit address space is further broken down into banks 1MByte in size. For simplicity all addressing is performed using bytes, but only 32-bit word writes are possible. The following simple protocol is used for communication.

- SPI configured for 32bit word transfers
- Two 32-bit word transfers are required per control write
- The first word constitutes a 2-bit command and a 30-bit address, in the register map, to be written to
- The second word constitutes the data payload to be written
- A single 32 bit status word is returned with each transfer. This status word communicates the basic state of the system back to the host PC.

Figure A1.1 shows pictorially how this SPI interface operates.




Figure A1.1 SPI control interface transfer

The 2-bit command has been included to accommodate possible future expansion of this interface beyond the basic write functionality define herein. The default command is "00" which corresponds to a write command.



# **Read Only Status Register**

This section details the bit definitions for the single read back word on the SPI2 port. This is a single 32bit register to provide feedback on the state of the system. This word is returned to the master during every 32-bit SPI write (It is therefore returned twice during a complete 64bit write access).

Of	fset	: N	/A		١	Nan	ne:	ST	ATU	IS																						
31	30	29	28	27		26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	,	0 1		+	3	7	1 0
			OTHE							LINK	STAT	US		LINK					DATA	BLO		ATUS	6				IDE	NTIT	Y RE	GISTE	R	
																													1			
PHASE	C	Com	mand	Que	ue	fill le	evel		TX_RST_DONE	TX_RST_GT	TX_RST_CORE	TX_SYNC	RX_RST_DONE	RX_RST_GT	RX_RST_CORE	RX_SYNC			TX_EMPTY	TX_ERROR		RX_FULL	RX_EMPTY	RX_ERROR		PLAT	FORM	1 ID		VE	RSIC	DN
Bit	:S		Pu	rpo	se	j																										
31				ASE																					_							
																							-				te ac	ces	5.			
												firm				IIIICa	itioi	WIL	n un	e sia	ave	5 Sy	пспп	OHI	zec	1.						
			0 = Address phase current (Data phase next)  1 = Data phase current (Address phase next)  Command Queue Fill level.  These hits indicate how many commands are in the queue waiting to be																													
30	:24		1 = Data phase current (Address phase next)  Command Queue Fill level.  These bits indicate how many commands are in the queue waiting to be processed.																													
			Command Queue Fill level.  These bits indicate how many commands are in the queue waiting to be processed.  To ensure the last command written has been processed. Poll address 0 until these bits return 0.																													
			These bits indicate how many commands are in the queue waiting to be processed.  To ensure the last command written has been processed. Poll address 0 until these bits return 0.  TX_RST_DONE																													
23			These bits indicate how many commands are in the queue waiting to be processed.  To ensure the last command written has been processed. Poll address 0 until these bits return 0.																													
				is bi Coi				es tr	nat t	ne r	ese	LIX	sequ	Jeno	eis	COII	ipiei	.e														
				: No	-			te																								
22				RS																												
			Th	is bi	t iı	ndi	cate	es th	he st	ate	of t	he T	X tra	ansc	eive	r re	set k	it.														
				: In r																												
			_	No																												
21				_RS	_			ا+ م.	h o c4		of +	he T	V 1F	c D 3	24.6	0.50		+ h:+														
				is di : In r			cate	es tr	ne si	ate	OT U	ne i.	X JE	SDZI	J4 C	ore	rese	t bit	•													
				· No			set																									
20			+	_SYI																												
			Th	is bi	t iı	ndio	cate	es th	he st	ate	of t	he JE	SD2	204 9	SYN	C inp	out t	o th	e tra	ansn	nitte	er										
19			RX	_RS	T_	DO	NE																									
								es th	hat t	he r	eset	t RX	seq	uend	e is	con	ple	te														
				COI																												
18				No RS			_	te																								
10				_	_	•		s th	he st	ate	of t	he R	X tra	ansc	eive	r re	set h	oit.														
				: In r					50		٠. د				2																	
				No			<u>se</u> t																									
17				_RS																												
							cate	es th	he st	ate	of t	he R	X JE	SD2	04 c	ore	rese	t bit														
			1 =	: In r	res	set																										



	0 = Not in reset
16	RX_SYNC
	This bit indicates the state of the JESD204 SYNC output from the Receiver
15-14	Unused
13	TX_EMPTY
12	TX_ERROR
11	Unused
10	RX_FULL
9	RX_EMPTY
8	RX_ERROR
7-4	PLATFORM ID:
	A 4 bit identifier unique per platform.
3:0	VERSION
	A 4 bit version number.

# Writeable bank addressing

The following table shows 1Mbyte bank allocations

Bank Number	Base Address	Purpose
Number		
0	0x00000000	Sub-system control. This register bank is used for overall control the sub-system.
1	0x00100000	JESD204 receiver IP core. This register bank is used to write to the JESD204 receiver IP register interface.
2	0x00200000	JESD204 transmitter IP core. This register bank is used to write to the JESD204 transmitter IP register interface.



# **Bank 0 Registers**

This section details the registers used to configure and control the JESD204 IP sub-system. All addresses are specified as offsets to bank 0 base address.

	Control Registers
Address Offset	Description
0x0	Poll Status:
	A write to this address updates the Status Register and does not queue a command.
0x4	RESET
0x8	CTRL_GENERAL
	This register is for general control of the data sample block
0x10	CTRL_RX
	This register is for control of the RX path of the data sample block
0x14	CNFG_RX
	This register is for configuration of the RX path of the data sample block
0x20	CTRL_TX
	This register is for control of the TX path of the data sample block
0x24	CNFG_TX
	This register is for configuration of the TX path of the data sample block
0x40	CTRL_JESD
	Reset and reprogram PLL controls
0x44	CNFG_JESD_RATE
	Frequency band and clock multiplexor control register.
0x48	CNFG_JESD_REG1
	Mode configuration register.



# [JESD204 TI Reference design]

September 2014 v2.4 (2014.1)

Page 19 of 29

0x4C	CNFG_JESD_REG2
	Transceiver parameter configuration register.

Of	fset	: 0x	4		Na	me	: RE	SET																							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
																															Ţ
																															SOFT RESET
Bit	:S		Pu	rpo	se																										
31	-1		Un	use	d																										
0					RESE 1 to		bit t	o fo	rce	a so	ft re	set	of th	ne M	licro	Blaz	e su	ıb-sy	yste	m.											



Of	fset	:: 0x	8		Na	me	: CT	RL_	GEN	NER.	AL																				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	9	5	4	3	2	1	0
Bit	ts		Pu	rpo	se																										ADC_NOT_DAC
31	-1			use																											
0			Th 0=	is re Writ	IOT_ giste te to d fro	er bi JES	t co D20	4 TX	RAI	M's		ion	of th	ie sa	ımpl	e da	ata b	lock	c SPI	por	ts (S	SPI p	orts	0 aı	nd 1	).					

Of	fset	: 0x	10		Na	me	: CT	RL_	RX																						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	9	5	4	3	2	П	0
			TORE																												
			STORE FLUSH																												
Bit	:S		Purpose Purpose																												
31	-3		Un	use	d																										
2			ST	ORE	(1)																										
			0 =	: Idle	9																										
			1 =	Sta	rt ca	ptu	ring	link	data	a int	o FII	FO's	. Da	ta w	/ill b	e ca	ptur	ed i	nto	the	FIFC	o's fo	or th	e la	nes	ena	bles	in re	egist	er	
			bit	s SP	10 _L	ANE	E_E1	NA a	nd S	PI1	_LAI	NE_I	ENA																		
1			FLU	JSH	(1)																										
			0 =	No.	rmal	Оре	erati	on																							
			1 =	Flu	sh tł	ne R	X pi	pelir	ne. T	his l	oit n	nust	be ł	neld	unt	il sta	atus	bit I	EX_E	EMP	TY is	ass	erte	d.							
0			Un	use	d																										

#### Notes:

1. You may only set one bit at any point in time and you must clear any set bits before setting another bit. (eg you cannot clear FLUSH and set STORE at the same time. You must write zero to this register to clear FLUSH before writing again to set STORE



Of	fset	: 0x	14		Na	me	: CN	IFG <sub>-</sub>	_RX																						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
																								SPI1_LANE_ENA				SPIO_LANE_ENA			
Bit	:S		Pu																												
31	-5		Un	Purpose Unused SPI1 _LANE_ENA (1) Individual enable bits for the SPI1 accessible lanes. These bits control which FIFO's get enabled for both capt																											
7-4			000 000 000 010 100	d re 00 = 01 = 10 = 00 =	ual o ad o : No : lano : lano : lano	enal ut v lane e 1 e e 3 e e 5 e	ole bia SFes enabenabenab	oits for post plant plan	rt 1					le la	nes.	The	se b	its c	cont	rol v	whic	h FII	FO's	get	ena	bled	l for	botl	n ca <sub>l</sub>	otur	e
3-(	)		oo 000 000 001	livid d re 00 = 01 = 10 =	LANE ual o ad o lane lane lane lane	enal ut v lane e 0 e e 2 e e 4 e	ole b ia SF es er enab enab	oit for Pl por nable oled oled oled	ort 0		IO ad	cces	sible	e lan	es.∃	Γhes	e bi	ts co	ontr	ol w	hich	FIF(	O's {	get e	enab	led '	for I	ooth	cap	ture	

## Notes:

1. After configuring the lanes to be enabled for writing to over SPI. The FIFO interface must be cleared by performing a flush using register CTRL\_RX.



Of	fset	: 0x	20		Na	me	: CT	RL_	TX																						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0
																												PLAY	STORE	FLUSH	
Bit	. c		Purpose																												
31																															
3			PL/ 0 =	AY (:	1) E																										
_						out	put	tron	n dat	ta sa	mpl	es b	lock	into	JES	5D20	)4 T)	⟨ co	re.												
2				ORE		d ro	co+ E	) A R A	wri	to 20	4450		_																		
			_											'c D	ata i	الانبي	na c	antı	ırad	linta	h tha	DΛ	NΛ'c	fort	tha l	ana	s en	ahla	c in		
									E_EI								JE C	αμιι	ai eu	11110	י נוונ	. 1\/\	141 2	101	uie i	ane	3 CII	abie	.J 111		
1				JSH			<u> </u>							· ·		-															
						I оре	erati	ion																							
						_			ne. T	his k	oit n	nust	be l	neld	unt	il sta	itus	bit <sup>-</sup>	TX_E	EMP	TY is	ass	erte	d.							
0			Un	use	d																										

### Notes:

1. You may only set one bit at any point in time and you must clear any set bits before setting another bit. (eg you cannot clear FLUSH and set STORE at the same time. You must write zero to this register to clear FLUSH before writing again to set STORE



Of	fset	: 0x	24		Na	me	: CN	IFG <sub>-</sub>	_TX																						
31	30	29	28	27	56	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	Н	0
																									SP11_LANE_ENA				SPIO_LANE_ENA		
Bit	:S		Pu	Purpose Unused																											
31	-8		Un																												
7-4			po 000 000 000 010	livid rt 1. 00 = 01 = 10 = 00 =	No land land land land	lane e 1 e e 3 e e 5 e e 7 e	es en enab enab enab enab	nable oled oled oled oled oled					e lan	es	Thes	se bi	ts co	ontro	ol w	hich	ı ran	n blo	ocks	get	enal	bled	for	writ	e via	a SPI	
3-(	)		po 000 000 000 010	livid rt 0 00 = 01 = 10 =	ANE ual No lane lane lane	lane e 0 e e 2 e e 4 e	ole b es er enab enab	nable oled oled oled		'IO a	cces	sible	e lan	es. <sup>-</sup>	Γhes	se bi	ts co	ontro	ol w	hich	ı ran	n blo	ocks	get	enal	bled	for	writ	e via	a SPI	

## Notes:

- 1. After selecting Pattern or Data output the PLAY bit must be set in register CTRL\_TX to enable the output.
- 2. After configuring the lanes to be enabled for writing to over SPI. The RAM interface must be cleared by performing a flush using register CTRL\_RX.



Of	fset	: 0x	40		Na	me	: CT	RL_	JESI	D																					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	9	5	4	3	2	1	0
																														DRPGO	JESD_RESET
Bit	ts		Pu	rpo	se																										
31	-2		Un	iuse	d																										
1			DRPGO: Write 1 to this bit to initiate reprogramming of the line rate settings (1)(2)(3).																												
0			JESD_RESET: Write 1 to this bit put the JESD204 cores and the transceivers into reset state.																												

#### Notes:

- 1. Registers CNFG\_JESD\_RATE, CNFG\_JESD\_REG1 and CNFG\_JESD2 must be set before setting this bit.
- 2. JESD\_RESET must be asserted before and while this bit is set.
- 3. Full setup process is as follows:
  - Assert JESD\_RESET
  - Program CNFG\_JESD\_RATE, CNFG\_JESD\_REG1 and CNFG\_JESD2.
  - Program RX core via BANK 1 or TX core registers via BANK 2
  - Assert DRPGO, with JESD\_RESET still asserted.
  - Clear JESD\_RESET.
  - Verify TX or RX \_RST\_DONE and \_SYNC.

Now the DATA\_BLOCK may be used.



Offs	set	: 0x	(44		Na	me	: CNF	G_J	ESC	)_R	ATE																				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	∞	7	9	ц	) 5	4	3	2	1 0
BYPASS															DIV4_CLK										FULL_BAND					SUB BAND	
Bits	6		Pu	rpo	se																										
31				BYPASS: Must be set to zero.																											
30-1	17		Un	Unused																											
16			0 =	LM		828	clk. al LMI	K048	328	cloc	k di	vide	d by	y 4																	
15:8	3		Un	use	d																										
7:0			FU	LL_I	BAN	D:	Ra	ange	<u> </u>			Со	re C	lk se	elec	t(1)	Li	ine r	ate	/ Re	ef Cl	k (2)	) R	ef C	lk/	Cor	e C	lk (	3)		
			0 =				1.	.0G -	·> 1.	6G		D۱۱	/4_(	CLK			1	0					1								
			1 =					.6G -					/4_(				1	0					1								
			2 =				_	2G -						1828			2						2								
			3 =					6G -						1828			2						2								
			4 =				9.	8G -	> 10	0.30	i	LIV	IKO4	1828	3		2	0					2								
3-0				_	ANI d at		time																								

- 1. Set DIV4\_CLK in this register.
- 2. At low rates Ref Clk = (Line Rate / 10). At high rates Ref Clk = (Line Rate / 20) to avoid violating max Ref Clock rate.
- 3. Set to 2 when the required core clock is within the LMK04828 range. At lower rates the Core Clk divider setting must equal the Ref Clock divider setting. The additional required core clock division is then done within the FPGA.



Of	fset	: 0x	48		Na	me	: CN	NFG <sub>.</sub>	_JES	D_F	REG	1																			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
			G I_LOOPBACK											SYNC_LOOP	INVSYNC															MODE	
Bit	S		Pu	Purpose																											
31	-0		Un	Jnused																											
29	-27			T_LOOPBACK et these bits to enable internal loopback in the transceivers for testing.																											
										erna	al lo	opb	ack i	n th	e tra	ansc	eive	rs fo	or te	stin	g.										
					] for	exp	lana	tion	١.																						
26	-18			use																											
17					LOO																										
						con	nect	: RX	and	TX s	ync	inte	rnal	ly fo	r lo	opba	ack t	esti	ng.												
16				/SYI		:. <u>.</u>	المست	!!		04.1	-\/N!	~	<b>.</b>	Th:	. :-		.!	ı £~		C 4 3 1	D.C.O.										
15	· າ					inve	ert tr	ne Ji	SD2	.04 :	YIV	ou' د	tput	. In	SIS	requ	iirec	Tor	AD:	542)	869										
			Unused																												
1:0	,		MODE: 0 = OFF																												
			1 = ADC																												
			2 = DAC																												
					C an	d D	AC																								





7-0

GT\_RXPOLARITY

See [3] for explanation. Note 1-bit per transceiver lane.

September 2014 v2.4 (2014.1)

Of	fset	: 0x	4C	Na	ame	: CN	FG_	JESI	D_R	EG	2																			
31	30	29	28	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	∞	7	9	ı	) 5	t (	n 1	7 -	1 0
		GT_TXPOSTCURSER				GT_TXPRECURSER						GT_TXDIFFCTRL						GT_TXPOLARITY								VEIGN LOGNA TO				
Bi	ts		Purpose																											
31	-30		Unus	ed																										
29	-25		GT_TXPOSTCURSER See [3] for explanation.																											
24	-20		GT_TXPOSTCURSER See [3] for explanation.																											
19	-16		GT_TXPRECURSER See [3] for explanation.																											
15	-8		GT_TXDIFFCTRL See [3] for explanation. Note 1-bit per transceiver lane.																											

Page 27 of 29





Page 28 of 29

# **Bank 1 Registers**

This section details the registers used to configure and control the JESD204 Receiver IP. All addresses are specified as offsets from bank 1 base address.

See [2] register addresses and definitions.

## **Bank 2 Registers**

This section details the registers used to configure and control the JESD204 TX IP. All addresses are specified as offsets from bank 2 base address.

See [2] for register addresses and definitions.



# **Appendix 2 GTX DRP Attributes**

The following table lists the GTX2\_COMMON and GTX2\_CHANNEL attributes programmed by the configuration software when the corresponding FULL\_BAND frequency bands are selected (see register CNFG\_JESD\_RATE). The table shows the attribute encoding of the selected DRP parameters; refer to [3] for the DRP encoded values used by the configuration software.

Note that only a subset of the DRP accessible registers is shown for both GTX configuration ports. This subset contains attributes that require dynamic updates to implement the line rate switching capability or are directly linked to the selected clocking scheme. In order to meet the combination of frequency constraints for the GTX reference clocks, JESD204 IP core clock, and the EVM's LMK04828 clock jitter cleaner, the expected reference clock rate is set to 2x FPGA JESD204 IP clock frequency<sup>(1)</sup> at line rates above 3.2Gbps and 1x for the lower supported bands.

Line Rate <sup>(2)</sup>	1.0G -> 1.6G	1.6G -> 3.2G	3.2G -> 6.6G	6.6G -> 8.0G	9.8G -> 10.3G
GTX2_COMMON DRP					
QPLL_FBDIV	20	20	20	20	20
QPLL_REFCLK_DIV	1	1	1	1	1
QPLL_CFG	0x06801C1	0x06801C1	0x06801C1	0x06801C1	0x0680181
GTX2_CHANNEL DRP					
CPLL_FBDIV	4	2	2	4	4
CPLL_FBDIV_45	5	5	5	5	5
CPLL_REFCLK_DIV	1	1	1	1	1
RXOUT_DIV	4	2	1	1	1
TXOUT_DIV	4	2	1	1	1
RX_CLK25_DIV	6	12	10	15	20
TX_CLK25_DIV	6	12	10	15	20
RXCDR_CFG	0x03_0000_23FF	0x03_0000_23FF	0x03_0000_23FF	0x0B_0000_23FF	0x0B_0000_23FF
	_4008_0020	_4020_0020	_2040_0020	_1040_0020	_1040_0020

- 1. Xilinx JESD204 IP tx\_core\_clock & rx\_core\_clk frequency = serial line rate / 40. Refer to [2] for additional information.
- 2. Xilinx JESD204 IP supports line rates from 1Gbps; GTXE2 transceivers are rated up to 10.3125Gbps for the targeted Kintex-7 (speed grade -2) devices with a frequency band gap at 8-9.8Gbps [4].