




P1 CONNECTOR





P2 connector




distribute test points evenly throughout


12V TO VCC_INT_1V0 GENERATION @2A




12V TO 1V8@1.5A GENERATION




12V TO 2V5@1.5A GENERATION




1.8V TO 1V5@1A GENERATION




12V TO 5V5@0.1A GENERATION




-5V0 GENERATION FROM +5V @1A




DDR_VTT GENERATION




(Channel 1)



(Channel 2)




Reference voltage for ADCs




EMI FILTERS

EMI FILTER +5V(A)




SILK :
Place "VCC_5VA" at TP29 and D61

EMI FILTER +5V(A)



SILK :
Place "VCC_12V" at TP30 and D62



SILK :
Place "VCC_3V3" at TP27 and D85

