




RTD_1 INPUT



RTD_2 INPUT



VREFOUT CAPACITOR	SETTLING ERROR	TIME TO REACH THE SETTLING ERROR
1 μ F	$\pm 0.5\%$	70 μ s
	$\pm 0.1\%$	110 μ s
4.7 μ F	$\pm 0.5\%$	290 μ s
	$\pm 0.1\%$	375 μ s
47 μ F	$\pm 0.5\%$	2.2 ms
	$\pm 0.1\%$	2.4 ms

Sheet: /RTD1/
File: RTD1.kicad_sch

Title:

Size: A4

Date: 29-01-2026

Rev: V1

KiCad E.D.A. 9.0.7

Id: 11/11