SPI Communication –

Read Register RREG for only Device ID register 0x00h-> 0010_0000_0000_0000

For ADS1298R, DOUT shall return 1101_0010 = 0xD2

Z1 is SCLK; Z2 is /CS; Z3 is DIN; Z4 is DOUT



Write Register WREG for Internal Test Signal

Ch2 is SCLK; Ch1 is DIN



REGISTER READ COMMANDS		`			-	
RREG	Read n nnnn registers starting at address r rrrr		0	01 <i>r rrrr</i> (2xh)(2)	800n nnnn ⁽²⁾
WREG	Write n nnnn registers starting at address r rrrr		0	10 <i>r rrrr</i> (4xh) ⁽	2)	000n nnnn ⁽²⁾

- (1) When in RDATAC mode, the RREG command is ignored.
- (2) n nnnn = number of registers to be read/written 1. For example, to read/write three registers, set n nnnn = 0 (0010). r rrrr = starting register address for read/write opcodes.

9.6.1.3 CONFIG2: Configuration Register 2 (address = 02h) (reset = 40h)

Configuration register 2 configures the test signal generation. See the Input Multiplexer section for more details.

Figure 76. CONFIG2: Configuration Register 2

7	6	5	4	3	2	1 /	0
0	0	WCT_CHOP	INT_TEST	0	TEST_AMP	TEST_FRE	Q[1:0]
R/V	V-1h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0)h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 19. Configuration Register 2 Field Descriptions

Bit	Field	Type	Reset	Description			
7:6	RESERVED	R/W	1h	Reserved Always write 0h			
5	WCT_CHOP	R/W	Oh	WCT chopping scheme This bit determines whether the chopping frequency of WCT amplifiers is variable or fixed. 0 = Chopping frequency varies, see Table 7 1 = Chopping frequency constant at f _{MOD} / 16			
4	INT_TEST	R/W	Oh	TEST source This bit determines the source for the test signal. 0 = Test signals are driven externally 1 = Test signals are generated internally			
3	RESERVED	R/W	0h	Reserved Always write 0h			
2	TEST_AMP	R/W	Oh	Test signal amplitude These bits determine the calibration signal amplitude. 0 = 1 × -(VREFP - VREFN) / 2400 V 1 = 2 × -(VREFP - VREFN) / 2400 V			
1:0	TEST_FREQ[1:0]	R/W	Oh	Test signal frequency These bits determine the calibration signal frequency. 00 = Pulsed at f _{CLK} / 2 ²¹ 01 = Pulsed at f _{CLK} / 2 ²⁰ 10 = Not used 11 = At dc			

levice Registers Register	Address	Value	D7	D6	D5	D4	D3	D2	D1	DO
ID	0x00	0xD2	1	1	0	1	0	0	1	0
CONFIG1	0x01	0x86	1	0	0	0	0	1	1	0
CONFIG2	0x02	0x10	0	0	0	1	0	0	0	0

START Command OpCode

Ch2 is SCLK; Ch1 is DIN



Table 15. Opcode Command Definitions

COMMAND	DESCRIPTION	FIRST BYTE	SECOND BYTE	
SYSTEM COMM	ANDS		*	
WAKEUP	Wakeup from standby mode	0000 0010 (02h)	:	
STANDBY	Enter standby mode	0000 0100 (04h)	()	
RESET	Reset the device	0000 0110 (06h)	_	
START	Start/restart (synchronize) conversions	0000 1000 (08h)	_	

Read Continuous(RDATAC) OpCode

Ch2 is SCLK; Ch1 is DIN




Table 15. Opcode Command Definitions

COMMAND	DESCRIPTION	FIRST BYTE	SECOND BYTE
SYSTEM COMMA	ANDS		
WAKEUP	Wakeup from standby mode	0000 0010 (02h)	8 <u></u> 9
STANDBY	Enter standby mode	0000 0 000 (04h)	1
RESET	Reset the device	0000 0110 (06h)	(a −− p
START	Start/restart (synchronize) conversions	0000 1000 (98h)	? <u>—</u> ——
STOP	Stop conversion	0000 1010 (0Ah)	1.—.
DATA READ CO	MMANDS		
RDATAC	Enable Read Data Continuous mode. This mode is the default mode at power up. (1)	0001 0000 (10h)).====
SDATAC	Stop Read Data Continuously mode	0001 0001 (11h)	: