
**SPI Communication –** 

Write Register WREG for Internal Test Signal

Ch2 is SCLK; Ch1 is DIN



register address for read/write opcodes.

## 9.6.1.3 CONFIG2: Configuration Register 2 (address = 02h) (reset = 40h)

Configuration register 2 configures the test signal generation. See the Input Multiplexer section for more details.

## Figure 76. CONFIG2: Configuration Register 2

7	6	5	4	3	2	1	0
0	0	WCT_CHOP	INT_TEST	0	TEST_AMP	TEST_F	REQ[1:0]
R/V	V-1h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/V	V-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 19. Configuration Register 2 Field Descriptions

Bit	Field	Туре	Reset	Description
7:6	RESERVED	R/W	1h	Reserved Always write 0h
5	WCT_CHOP	R/W	Oh	WCT chopping scheme This bit determines whether the chopping frequency of WCT amplifiers is variable or fixed. 0 = Chopping frequency varies, see Table 7 1 = Chopping frequency constant at f <sub>MOD</sub> / 16
4	INT_TEST	R/W	Oh	<b>TEST source</b> This bit determines the source for the test signal. 0 = Test signals are driven externally 1 = Test signals are generated internally
3	RESERVED	R/W	<mark>0h</mark>	Reserved Always write 0h
2	TEST_AMP	R/W	Oh	Test signal amplitude These bits determine the calibration signal amplitude. $0 = 1 \times -(VREFP - VREFN) / 2400 V$ $1 = 2 \times -(VREFP - VREFN) / 2400 V$
1:0	TEST_FREQ[1:0]	R/W	Oh	<b>Test signal frequency</b> These bits determine the calibration signal frequency. $00 = Pulsed$ at $f_{CLK} / 2^{21}$ $01 = Pulsed$ at $f_{CLK} / 2^{20}$ 10 = Not used 11 = At dc

# **Device Registers**

Register	Address	Value	D7	D6	D5	D4	D3	D2	D1	DO
ID	0x00	0xD2	1	1	0	1	0	0	1	0
CONFIG1	0x01	0x86	1	0	0	0	0	1	1	0
CONFIG2	0x02	0x10	0	0	0	1	0	0	0	0

#### START Command OpCode

## Ch2 is SCLK; Ch1 is DIN




Table 15. Opcode Command Definitions

COMMAND	DESCRIPTION	FIRST BYTE	SECOND BYTE			
SYSTEM COMMANDS						
WAKEUP	Wakeup from standby mode	0000 0010 (02h)	—			
STANDBY	Enter standby mode	0000 0100 (04h)				
RESET	Reset the device	0000 0110 (06h)	—			
START	Start/restart (synchronize) conversions	0000 1000 (08h)	_			

## Read Continuous(RDATAC) OpCode

#### Ch2 is SCLK; Ch1 is DIN



#### Table 15. Opcode Command Definitions

COMMAND	DESCRIPTION	FIRST BYTE	SECOND BYTE			
SYSTEM COMM						
WAKEUP	Wakeup from standby mode	0000 0010 (02h)	·			
STANDBY	Enter standby mode	0000 0100 (04h)	—			
RESET	Reset the device	0000 0110 (06h)	0 (2 <del>7 - 1</del> 7			
START	Start/restart (synchronize) conversions	0000 1000 (Q8h)	·			
STOP	Stop conversion	0000 1010 (0Ah)				
DATA READ COMMANDS						
RDATAC	Enable Read Data Continuous mode. This mode is the default mode at power up. <sup>(1)</sup>	0001 0000 (10h)				
SDATAC	Stop Read Data Continuously mode	0001 0001 (11h)				