

**Buttons, Switches,
LEDs**

SHEET 2

DDR III

SHEET 3

FMC CONN

SHEET 4

ARRIA V I/O

SHEETS 5-12

FPGA Configuration

SHEETS 13

ARRIA High Speed Bank

SHEETS 14

ARRIA V POWER

SHEETS 15

ARRIA V GROUND

SHEETS 16

FPGA Decoupling

SHEET 17

USB

SHEET 18, 19

POWER SEQUENCER

SHEET 20

POWER SUPPLIES

SHEET 21 - 24






NOTE: DNI = DO NOT INSTALL COMPONENT.




TEXAS INSTRUMENTS


Title			TSW14J56		
Drawn:	L. NGUYEN	Size	B	Document Number	
Engineer:	J. SETON / E. DWOBENG	Rev			
Date:	Friday, January 30, 2015	Sheet	1	of	24



Buttons, Switches, LEDs




Title		
TSW14J56		
Size B	Document Number	Rev D
Date:	Wednesday, June 17, 2015	Sheet 2 of 24







MECHANICAL PARTS



 **TEXAS INSTRUMENTS**


Title		
TSW14J56		
Size B	Document Number	Rev D
Date:	Friday, March 20, 2015	Sheet 5 of 23




BANK 3



Title		
TSW14J56		
Size	Document Number	Rev
B		D
Date:	Friday, March 20, 2015	Sheet 6 of 24





ArriaV 5AGZME1EH29

FPGA Bank 4

 **TEXAS INSTRUMENTS**

Title

TSW14J56

Size

Document Number

Rev

D

Date:


Friday, March 20, 2015

Sheet

8

of

24



U1-7

Bank 7

1.5V

SH3 DDR3_WEn <<
SH3 DDR3_RASn <<
SH3 DDR3_CASn <<
SH3 DDR3_ODT0 <<
SH3 DDR3_ODT1 <<
SH3 DDR3_CKE0 <<
SH3 DDR3_CKE1 <<
SH3 DDR3_CK <<
SH3 DDR3_CK# <<
SH3 DDR3_CS0n <<
SH3 DDR3_CS1n <<
SH3 DDR3_RESETh <<
SH3 DDR3_A0 <<
SH3 DDR3_A1 <<
SH3 DDR3_A2 <<
SH3 DDR3_A3 <<
SH3 DDR3_A4 <<
SH3 DDR3_A5 <<
SH3 DDR3_A6 <<
SH3 DDR3_A7 <<
SH3 DDR3_A8 <<


F8 IO_7C_F8/DIFFIO_RX_T37p/DQ13T/DQ3T/DQ2T
E8 IO_7C_E8/DIFFIO_RX_T37n/DQ13T/DQ3T/DQ2T
H9 IO_7C_H9/DIFFIO_TX_T38p/DQ13T/DQ3T/DQ2T
G9 IO_7C_G9/DIFFIO_TX_T38n/DQ13T/DQ3T/DQ2T
G7 IO_7C_G7/DIFFIO_RX_T39p/DQS13T/DQS3T/CQ3T/DQ2T
G8 IO_7C_G8/DIFFIO_RX_T39n/DQS13T/DQS3T/DQ3T/DQ2T
H7 IO_7C_H7/DIFFIO_TX_T40p/DQ14T/DQ3T/DQ2T
J7 IO_7C_J7/DIFFIO_TX_T40n/DQ14T/DQ3T/DQ2T
K8 IO_7C_K8/DIFFIO_RX_T41p/DQS14T/DQ3T/CQn3T/DQS2T/CQ2T
J9 IO_7C_J9/DIFFIO_RX_T41n/DQS14T/DQ3T/DQS2T/DQ2T
J8 IO_7C_J8/DIFFIO_TX_T42p/DQ14T/DQ3T/DQ2T
D2 IO_7C_D2/DIFFIO_RX_T43p/DQ15T/DQ4T/DQ2T
C2 IO_7C_C2/DIFFIO_RX_T43n/DQ15T/DQ4T/DQ2T
B1 IO_7C_B1/DIFFIO_TX_T44p/DQ15T/DQ4T/DQ2T
D4 IO_7C_D4/DIFFIO_TX_T44n/DQ15T/DQ4T/DQ2T
C3 IO_7C_C3/DIFFIO_RX_T45p/DQS15T/DQS4T/CQ4T/DQ2T/CQn2T
C4 IO_7C_C4/DIFFIO_RX_T45n/DQS15T/DQS4T/DQ4T/DQ2T
C5 IO_7C_C5/DIFFIO_TX_T46p/DQ16T/DQ4T/DQ2T
B3 IO_7C_B3/DIFFIO_RX_T47p/DQS16T/DQ4T/CQn4T/DQ2T
A3 IO_7C_A3/DIFFIO_RX_T47n/DQS16T/DQ4T/DQ2T
B4 IO_7C_B4/DIFFIO_TX_T48p/DQ16T/DQ4T/DQ2T
A4 IO_7C_A4/DIFFIO_TX_T48n/DQ16T/DQ4T/DQ2T
F6 IO_7C_F6/DIFFIO_RX_T49p/DQ17T/DQ5T/DQ3T
E5 IO_7C_E5/DIFFIO_RX_T49n/DQ17T/DQ5T/DQ3T
C6 IO_7C_C6/DIFFIO_TX_T50p/DQ17T/DQ5T/DQ3T
C7 IO_7C_C7/DIFFIO_TX_T50n/DQ17T/DQ5T/DQ3T
B6 IO_7C_B6/DIFFIO_RX_T51p/DQS17T/DQS5T/CQ5T/DQ3T
A6 IO_7C_A6/DIFFIO_RX_T51n/DQS17T/DQS5T/DQ5T/DQ3T
B7 IO_7C_B7/DIFFIO_TX_T52p/DQ18T/DQ5T/DQ3T
E7 IO_7C_E7/DIFFIO_TX_T52n/DQ18T/DQ5T/DQ3T
E6 IO_7C_E6/DIFFIO_RX_T53p/DQS18T/DQ5T/CQn5T/DQS3T/CQ3T
D7 IO_7C_D7/DIFFIO_TX_T54p/DQ18T/DQ5T/DQ3T
D8 IO_7C_D8/DIFFIO_TX_T54n/DQ18T/DQ5T/DQ3T
M6 IO_7C_M6/DIFFIO_RX_T55p/DQ19T/DQ6T/DQ3T
L8 IO_7C_L8/DIFFIO_RX_T55n/DQ19T/DQ6T/DQ3T
M9 IO_7C_M9/DIFFIO_TX_T56p/DQ19T/DQ6T/DQ3T
L9 IO_7C_L9/DIFFIO_TX_T56n/DQ19T/DQ6T/DQ3T
N7 IO_7C_N7/DIFFIO_RX_T57p/DQS19T/DQS6T/CQ6T/DQ3T/CQn3T
N8 IO_7C_N8/DIFFIO_RX_T57n/DQS19T/DQS6T/DQ6T/DQ3T
R8 IO_7C_R8/DIFFIO_TX_T58p/DQ20T/DQ6T/DQ3T
P7 IO_7C_P7/DIFFIO_TX_T58n/DQ20T/DQ6T/DQ3T
P9 IO_7C_P9/DIFFIO_RX_T59p/DQS20T/DQ6T/CQn6T/DQ3T
T8 IO_7C_T8/DIFFIO_RX_T59n/DQS20T/DQ6T/DQ3T
R9 IO_7C_R9/DIFFIO_TX_T60p/DQ20T/DQ6T/DQ3T
IO_7C_R9/DIFFIO_TX_T60n/DQ20T/DQ6T/DQ3T

ArriaV 5AGZME1EH29

BANK 7



Title			TSW14J56		
Size	Document Number				Rev
B					D
Date:	Friday, March 20, 2015		Sheet	10	of 24



BANK 8

**TEXAS INSTRUMENTS**

Title

TSW14J56

Size

Document Number

Rev

B

D

Date:





Friday, March 20, 2015

Sheet

11

of


24



FPGA CONFIGURATION



Title		
TSW14J56		
Size	Document Number	Rev
B		D
Date:	Friday, March 20, 2015	Sheet 13 of 24




HIGH SPEED BANK

 **TEXAS INSTRUMENTS**

Title **TSW14J56**


Size B	Document Number	Rev D
Date: Friday, March 20, 2015	Sheet 14 of 24	












FPGA POWER



Title			TSW14J56		
Size	Document Number				Rev
B					D
Date:	Friday, March 20, 2015		Sheet	15	of 24






FPGA Decoupling



TEXAS INSTRUMENTS

Title			TSW14J56		
Size	Document Number				Rev
					D
Date:	Wednesday, February 11, 2015				Sheet 17 of 24










USB Overvoltage Protection



USB



Title		
TSW14J56		
Size	Document Number	Rev
B		D
Date:	Tuesday, February 17, 2015	Sheet 18 of 24



USB

TEXAS INSTRUMENTS


TSW14J56

Title



Size B Document Number

Date: Wednesday, February 11, 2015 Sheet 19 of 24

Rev D







5V DC INPUT



TEXAS INSTRUMENTS





Title		
TSW14J56		
Size	Document Number	Rev
B		D
Date:	Wednesday, February 11, 2015	Sheet 21 of 24



FPGA SUPPLIES



Title		
TSW14J56		
Size	Document Number	Rev
B		D
Date:	Sheet	
Tuesday, May 05, 2015	22	of 24



FPGA SUPPLIES



Title		
TSW14J56		
Size	Document Number	Rev
B		D
Date:	Tuesday, May 05, 2015	Sheet 23 of 24

