



As IOVDD of ADS1178 is 1.8V while IO voltage potential of MCU is 3.3V, need bidirectional level shifter

Note:

1. master CLK to ADC is 12.8MHz.
2. I2CDAV=I2C5[5:2] (high speed mode); BMOD=64(I2DADA=1) or HCLK=16MHz.
3. Set CLDR=Fclk/512→digital slope; BMOD=0 form CLK=16MHz.
4. Set SCLR=I2C5[7:0] to set SCLER=1/2 MHz(1/4 of CLK).
5. From FMC2[0]:001 select output format in SPIpinctrl and TDM Data Mode; datapoint in Dmat1 only the channel position is chosen.
6. Set CONENVS in DCOUT of the power device ADIS 1178 for duty cycle operation.
7. Set SPWEN in high side disable power driver modes as we need continuous sampling for vibration.
8. Set TSEL[0:9] so to have the ADC always in normal operation.
9. The total data rate is $25K \times 10^{-6} \times 2 = 400K$ → 400KHz = 160KB
- 11.Power on sequence

The internal digital filter helps to attenuate frequency above Nyquist sampling frequency.
 HDATA = output data rate = sampling frequency
 passband of digital filter is 0.453HDATA, help to attenuate all of unused frequency above 11.325KHZ
 to avoid anti-aliasing issue.