

DAC38RF8x EVM

File Debug Settings Help

DAC38RFxx EVM GUI v3p0

Quick Start

DAC38RF8x

LMK04828

Low Level V

Reconnect?

Die Temp (Celcius)

0

Update

DAC38RF82

SELECT DEVICE

DAC RESETB Pin

Not in RESET

LOAD DEFAULT

Quick Start Procedure

-Reset the DAC. Toggle the RESET pin.

-Load Default Register Settings.

DAC MODE

DAC Clock Frequency (MHz)

6144

of DACs

Dual DAC

of IQ pairs per DAC

1 IQ pair

of serdes lanes per DAC

4 Lanes

Desired Interpolation

8x

CONFIGURE DAC

On-chip PLL

PLL Enable

M 6

N 1

Ref Freq (MHz)

375

SMA J4 CLK (MHz)

134.5

PLL AUTO TUNE

Current Serdes Lane Rate = 7680.00MHz

Maximum sample rate for Dual DAC, 1 IQ pair, 4 Lanes, 8x interpolation is 9000

Serdes Configured to Full Rate

Serdes clock predivider = 4

Serdes PLL Vrange = 1

Serdes PLL Multiplier = 5

HSDCPRO ini file: DAC38RF8x_LMF_841

Reset DAC

JESD Core & SYSREF TRIGGER

-Reset the DAC JESD Core and trigger sysref

-For External clock mode, enter the external clock frequency and select the desired no. of DACs, no. of IQ pairs, no. of serdes lanes and the interpolation.

-Click on CONFIGURE DAC button to configure the DAC for the mode selected

-For onchip PLL mode, check the PLL Enable box and specify the Reference frequency, M and N divider values.

-Select the desired mode of the DAC and click on the Configure DAC button.

-Click on the PLL AUTO TUNE button to automatically set the PLL loop filter voltage

Idle

HARDWARE CONNECTED

TEXAS INSTRUMENTS

DAC38RF8x EVM

File Debug Settings Help

DAC38RFxx EVM GUI v3p0

Quick Start

DAC38RF8x

LMK04828

Low Level V

Reconnect?

Overview

Clocking

SERDES and Lane Configuration

JESD Block

Digital(DAC A)

Digital(DAC B)

PAP

Alarm Monitoring

1: Main

single dac

single link

RESET

4wire SPI

Chip Version ID

1

Read ID

2: SLEEP Pin Routing

DACA

DACB

Band gap

TEMP Sensor

PLL Charge Pump

PLL_TX

PLL

CLK Receiver

4: DAC Configuration

DAC A sleep

DAC B sleep

Coarse DAC Gain

15

5: Reference

Reference

External

Reference Sleep

PLL

Clock Distribution

Divider /3,/4

CLKTX

DAC A Output

DAC B Output

Multi-band DUC channel 1

Multi-band DUC channel 2

JESD204B

JESD204B

SERDES

Output Control

Output Control

SYNC



RX0 - RX3

RX4 - RX7

Idle

HARDWARE CONNECTED

TEXAS INSTRUMENTS



DAC38RF8x EVM

File Debug Settings Help

DAC38RFxx EVM GUI v3p0

Quick StartDAC38RF8xLMK04828Low Level VReconnect?

OverviewClockingSERDES and Lane ConfigurationJESD BlockDigital(DAC A)Digital(DAC B)PAPAlarm Monitoring

DAC A

Link Configuration

L3M1F0K19S0DID0BID0ADJCNT0PHADJ0

N15N'15JESDVJESD204B

ADJDIR0CS0CF0Lane Skew0

SUBCLASSVSubclass 1RES10RES20

SCRSCRAMBLE ONHDON

Elastic Buffer

RBD should be less than or equal to K.

RBD19

☐ Match Char. Char. to Matchx 1C

Match what?CONTROL

☐ FIFO errors zeros data

☒ TX Does not allow lane syncing

☐ Comma Align EN

Errors for SYNC Request and Reporting

S = Enable SYNC RequestR = Enable Error Reporting

S

R

☒ Multi-frame alignment error☒ Frame alignment error☒ Link configuration error☒ Elastic buffer overflow☒ Elastic buff. end char mismatch☒ Code synchronization error☒ 8b/10b not-in-table code error☒ 8b/10b disparity error

Phase mode8 phases

Init SLICE0OFF

DAC B

Link Configuration

L3M1F0K19S0DID0BID0ADJCNT0PHADJ0

N15N'15JESDVJESD204B

ADJDIR0CS0CF0Lane Skew0

SUBCLASSVSubclass 1RES10RES20

SCRSCRAMBLE ONHDON

Elastic Buffer

RBD should be less than or equal to K.

RBD19

☐ Match Char. Char. to Matchx 1C

Match what?CONTROL

☐ FIFO errors zeros data

☒ TX Does not allow lane syncing

☐ Comma Align EN

Errors for SYNC Request and Reporting

S = Enable SYNC RequestR = Enable Error Reporting

S

R

☒ Multi-frame alignment error☒ Frame alignment error☒ Link configuration error☒ Elastic buffer overflow☒ Elastic buff. end char mismatch☒ Code synchronization error☒ 8b/10b not-in-table code error☒ 8b/10b disparity error

Phase mode8 phases

Init SLICE1OFF

IdleHARDWARE CONNECTEDTEXAS INSTRUMENTS

DAC38RF8x EVM

File Debug Settings Help

DAC38RFxx EVM GUI v3p0

Quick StartDAC38RF8xLMK04828Low Level VReconnect?

OverviewClockingSERDES and Lane ConfigurationJESD BlockDigital(DAC A)Digital(DAC B)PAPAlarm Monitoring

☐ Dual IQ mode☐ Invert DAC Output☐ Inverse sinc enable☒ TX enable☐ Alarms zeros TX enable☐ Alarm zeros JESD data?☒ Alarm output enable☐ Clear serdes FIFO errors

Input MuxPA ProtectionInterpolationComplex MixerCoarse MixerPAP GAINOutput SumDelayCDRVDAC

Output Delay0

CDRV sysref modeSkip one sysref pulse

CDRV sysref delay0

GainAB EN☒GainAB1GainCD EN☐GainCD1

Output sum selector☒ Add Path AB sample☐ Add Path CD sample☐ Add Path AB sample (adjacent DAC)☐ Add Path CD sample (adjacent DAC)☐ encoder clk sync☒ full rate clk enable☒ full rate clk divider enable☒ Distortion Enhancement

Mixer

Path AB

Path CD

Mixer enable☒☐

Mixer Gain6dB0dB

Coarse Mixno no mixing

SYNC selectSIF syncSIF sync

NCO

Path AB

Path CD

NCO enable☒☐

Sampling rate(MHz)6144

NCO Frequency(MHz)21400

NCO Phase (deg)00

SYNC selectSIF syncSIF sync

UPDATE NCO

☐ SIF SYNC

Interpolation

Data format2s complement

Constant Input☐

Bitwidth16bits

FIFO offset0

Constant Valuex 0000

IdleHARDWARE CONNECTEDTEXAS INSTRUMENTS

3

DAC38RFxx EVM GUI v3p0

File Debug Settings Help

Quick Start DAC38RFxx LMK04828 Low Level V Reconnect?

PLL1 Configuration PLL2 Configuration SYSREF and SYNC Clock Outputs

CLKout 0 and 1 <i>FPGA Clock & SYSREF</i>	CLKout 2 and 3 <i>DAC Clock & SYSREF</i>	CLKout 4 and 5 <i>Not Used</i>	CLKout 6 and 7 <i>SMP Clock Outputs</i>	CLKout 8 and 9 <i>Extra FMC Clocks</i>	CLKout 10 and 11 <i>Not Used</i>	CLKout 12 and 13 <i>Extra FMC Clocks</i>
Group Powerdown ☐ Output Drive Level ☐ Input Drive Level ☐	Group Powerdown ☐ Output Drive Level ☐ Input Drive Level ☐	Group Powerdown ☐ Output Drive Level ☐ Input Drive Level ☐	Group Powerdown ☒ Output Drive Level ☐ Input Drive Level ☐	Group Powerdown ☒ Output Drive Level ☐ Input Drive Level ☐	Group Powerdown ☒ Output Drive Level ☐ Input Drive Level ☐	Group Powerdown ☒ Output Drive Level ☐ Input Drive Level ☐
DCLK Divider 8	DCLK Divider 1	DCLK Divider 8	DCLK Divider 2	DCLK Divider 8	DCLK Divider 8	DCLK Divider 8
DCLK Source Divider	DCLK Source Bypass	DCLK Source Divider	DCLK Source Divider	DCLK Source Divider	DCLK Source Divider	DCLK Source Divider + DCC + HS
DCLK Type Invert ☐ LVDS	DCLK Type Invert ☐ Powerdown	DCLK Type Invert ☐ LVDS	DCLK Type Invert ☐ Powerdown	DCLK Type Invert ☐ LVDS	DCLK Type Invert ☐ LVDS	DCLK Type Invert ☐ LVDS
SDCLK Source SYSREF	SDCLK Source SYSREF	SDCLK Source Device Clock	SDCLK Source Device Clock	SDCLK Source Device Clock	SDCLK Source Device Clock	SDCLK Source Device Clock
SDCLK Type Invert ☐ LVDS	SDCLK Type Invert ☐ LVDS	SDCLK Type Invert ☐ Powerdown	SDCLK Type Invert ☐ Powerdown	SDCLK Type Invert ☐ LVDS	SDCLK Type Invert ☐ Powerdown	SDCLK Type Invert ☐ Powerdown
SDCLK EN/DIS State Active/Active	SDCLK EN/DIS State Active/Active	SDCLK EN/DIS State Active/Active	SDCLK EN/DIS State Active/Active	SDCLK EN/DIS State Active/Active	SDCLK EN/DIS State Active/Active	SDCLK EN/DIS State Active/Active
SDCLKout_PD ☒ DCLKout_DDLY_PD ☐ DCLKout_HSg_PD ☒ DCLKout_ADLYg_PD ☒ DCLKout_ADLY_PD ☒	SDCLKout_PD ☒ DCLKout_DDLY_PD ☐ DCLKout_HSg_PD ☒ DCLKout_ADLYg_PD ☒ DCLKout_ADLY_PD ☒	SDCLKout_PD ☒ DCLKout_DDLY_PD ☐ DCLKout_HSg_PD ☒ DCLKout_ADLYg_PD ☒ DCLKout_ADLY_PD ☒	SDCLKout_PD ☒ DCLKout_DDLY_PD ☐ DCLKout_HSg_PD ☒ DCLKout_ADLYg_PD ☒ DCLKout_ADLY_PD ☒	SDCLKout_PD ☐ DCLKout_DDLY_PD ☐ DCLKout_HSg_PD ☒ DCLKout_ADLYg_PD ☒ DCLKout_ADLY_PD ☒	SDCLKout_PD ☒ DCLKout_DDLY_PD ☐ DCLKout_HSg_PD ☒ DCLKout_ADLYg_PD ☒ DCLKout_ADLY_PD ☒	SDCLKout_PD ☐ DCLKout_DDLY_PD ☐ DCLKout_HSg_PD ☒ DCLKout_ADLYg_PD ☒ DCLKout_ADLY_PD ☒

Idle

HARDWARE CONNECTED TEXAS INSTRUMENTS

DAC38RF8x EVM

FileDebugSettingsHelp

DAC38RFxx EVM GUI v3p0

Quick Start

DAC38RF8x

LMK04828

Low Level V

Reconnect?

PLL1 Configuration

PLL2 Configuration

SYSREF and SYNC

Clock Outputs

SYSREF Configuration

SYSREF Source

SYSREF Continuous

SYSREF Divider

320

SYSREF Block PD

SYSREF PD

SYSREF DDLY PD

SYSREF Pulser PD

Pulse Count

8

Global DDLY

DDLY Step Count

0

SYSREF DDLY

8

SYSREF DDLY EN

SYNC Configuration

SYNC Mode

Pin

SYSREF SYNC Disable

DCLKout0 SYNC Disable

DCLKout2 SYNC Disable

DCLKout4 SYNC Disable

DCLKout6 SYNC Disable

DCLKout8 SYNC Disable

DCLKout10 SYNC Disable

DCLKout12 SYNC Disable

Pulsed SYSREF must be configured before triggering will work.

Trigger SYSREF

SYNC Pin Polarity

SYNC Enable

SYNC until PLL2 DLD

SYNC until PLL1 DLD

CLKout Delays

CLKout 0 and 1

FPGA Clock & SYSREF

DCLK Delay

Dynamic DDLY EN

DCLK Continuous?

HS # High

5

 # Low

5

ADLY Input

Divider Only

ADLY (ps)

500

SDCLK Delay

HS ADLY EN

DDLY

0

 ADLY (ps)

0

CLKout 2 and 3

DAC Clock & SYSREF

DCLK Delay

Dynamic DDLY EN

DCLK Continuous?

HS # High

5

 # Low

5

ADLY Input

Divider Only

ADLY (ps)

500

SDCLK Delay

HS ADLY EN

DDLY

0

 ADLY (ps)

0

CLKout 4 and 5

Not Used

DCLK Delay

Dynamic DDLY EN

DCLK Continuous?

HS # High

5

 # Low

5

ADLY Input

Divider Only

ADLY (ps)

500

SDCLK Delay

HS ADLY EN

DDLY

0

 ADLY (ps)

0

CLKout 6 and 7

SMP Clock Outputs

DCLK Delay

Dynamic DDLY EN

DCLK Continuous?

HS # High

5

 # Low

5

ADLY Input

Divider Only

ADLY (ps)

500

SDCLK Delay

HS ADLY EN

DDLY

0

 ADLY (ps)

0

CLKout 8 and 9

Extra FMC Clocks

DCLK Delay

Dynamic DDLY EN

DCLK Continuous?

HS # High

5

 # Low

5

ADLY Input

Divider Only

ADLY (ps)

500

SDCLK Delay

HS ADLY EN

DDLY

0

 ADLY (ps)

0

CLKout 10 and 11

Not Used

DCLK Delay

Dynamic DDLY EN

DCLK Continuous?

HS # High

5

 # Low

5

ADLY Input

Divider Only

ADLY (ps)

500

SDCLK Delay

HS ADLY EN

DDLY

0

 ADLY (ps)

0

CLKout 12 and 13

Extra FMC Clocks

DCLK Delay

Dynamic DDLY EN

DCLK Continuous?

HS # High

5

 # Low

5

ADLY Input

Divider Only

ADLY (ps)

500

SDCLK Delay

HS ADLY EN

DDLY

0

 ADLY (ps)

0

Idle

HARDWARE CONNECTED

TEXAS INSTRUMENTS

Signal Tap Logic Analyzer - C:/debug/evm_dac_testC1192sysref/prj/jesd204b_ed - jesd204b_ed - [RX_TRANSPORT_DATAOUT.stp]*

FileEditViewProjectProcessingToolsWindowHelp

Search Intel FPGA

Instance Manager: Ready to acquire

Instance	Status	Enabled
auto_signaltap_0	Not running	✓

JTAG Chain Configuration: JTAG ready

Hardware: USB-BlasterII [USB-1] Setup...

Device: @1: 10AS066H1([ES])/10A Scan Chain

Bridge Index: None Detected

>> SOF Manager:

log: Trig @ 2021/01/18 14:00:54 (0:0:0.2 elapsed)

click to insert time bar

Type	Alias	Name	-224	-223	-222	-221	-220	-219	-218	-217	-216
*	sysref										
*	tx_syncn										
		xcvr_jesd_tx[i0_xcvr_jesd_tx]jesd204_tx_pcs_data[255..0]									
		xcvr_jesd_tx[i0_xcvr_jesd_tx]jesd204_tx_pcs_data[255..224]	BECD765Ah	D3B834B9h	0926FE0Fh	205FC91Dh	D3A1B938h	8BDE4221h	D6FE21CFh	18B53614h	
		xcvr_jesd_tx[i0_xcvr_jesd_tx]jesd204_tx_pcs_data[223..192]	49596772h	FA0F2437h	AEBFD1E6h	8389929Fh	8B84FC80h	C4B2A396h	1500ECD7h	5F4E3D2Ah	
		xcvr_jesd_tx[i0_xcvr_jesd_tx]jesd204_tx_pcs_data[191..160]	BECD765Ah	D3B834B9h	0926FE0Fh	205FC91Dh	D3A1B938h	8BDE4221h	D6FE21CFh	18B53614h	
		xcvr_jesd_tx[i0_xcvr_jesd_tx]jesd204_tx_pcs_data[159..128]	49596772h	FA0F2437h	ACDFD1C6h	8389929Fh	8B84FC80h	C4B2A396h	1500ECD7h	5F4E3D2Ah	
		xcvr_jesd_tx[i0_xcvr_jesd_tx]jesd204_tx_pcs_data[127..96]	BECD765Ah	D3B834B9h	0926FE0Fh	205FC91Dh	D3A1B938h	8BDE4221h	D6FE21CFh	18B53614h	
		xcvr_jesd_tx[i0_xcvr_jesd_tx]jesd204_tx_pcs_data[95..64]	49596772h	FA0F2437h	AEBFD1E6h	8389929Fh	8B84FC80h	C4B2A396h	1500ECD7h	5F4E3D2Ah	
		xcvr_jesd_tx[i0_xcvr_jesd_tx]jesd204_tx_pcs_data[63..32]	BECD765Ah	D3B834B9h	0926FE0Fh	205FC91Dh	D3A1B938h	8BDE4221h	D6FE21CFh	18B53614h	
		xcvr_jesd_tx[i0_xcvr_jesd_tx]jesd204_tx_pcs_data[31..0]	49596772h	FA0F2437h	AEBFD1E6h	8389929Fh	8B84FC80h	C4B2A396h	1500ECD7h	5F4E3D2Ah	
		layer_DAC38RF82_84111:jesd_transport1 jesd204_tx_link_data[255..0]									
		...C38RF82_84111:jesd_transport1 jesd204_tx_link_data[255..224]	38B9A1D3h	2142DE8Bh	CE21FED6h	1436B518h	F9FFE379h	A76DDE2Ah	946E2429h	FF3150E5h	
		...C38RF82_84111:jesd_transport1 jesd204_tx_link_data[223..192]	8080848Bh	96A3B2C4h	D7EC0015h	2A3D4E5Eh	6A747B7Fh	7F7C756Ch	5F503F2Ch	1703EED9h	
		...C38RF82_84111:jesd_transport1 jesd204_tx_link_data[191..160]	38B9A1D3h	2142DE8Bh	CE21FED6h	1436B518h	F9FFE379h	A76DDE2Ah	946E2429h	FF3150E5h	
		...C38RF82_84111:jesd_transport1 jesd204_tx_link_data[159..128]	8080848Bh	96A3B2C4h	D7EC0015h	2A3D4E5Eh	6A747B7Fh	7F7C756Ch	5F503F2Ch	1703EED9h	
		...C38RF82_84111:jesd_transport1 jesd204_tx_link_data[127..96]	38B9A1D3h	2142DE8Bh	CE21FED6h	1436B518h	F9FFE379h	A76DDE2Ah	946E2429h	FF3150E5h	
		...AC38RF82_84111:jesd_transport1 jesd204_tx_link_data[95..64]	8080848Bh	96A3B2C4h	D7EC0015h	2A3D4E5Eh	6A747B7Fh	7F7C756Ch	5F503F2Ch	1703EED9h	
		...AC38RF82_84111:jesd_transport1 jesd204_tx_link_data[63..32]	38B9A1D3h	2142DE8Bh	CE21FED6h	1436B518h	F9FFE379h	A76DDE2Ah	946E2429h	FF3150E5h	
		...DAC38RF82_84111:jesd_transport1 jesd204_tx_link_data[31..0]	8080848Bh	96A3B2C4h	D7EC0015h	2A3D4E5Eh	6A747B7Fh	7F7C756Ch	5F503F2Ch	1703EED9h	
*	altera_jesd204:u_jesd204 jesd204_tx_link_valid										
		ort_layer_DAC38RF82_84111:jesd_transport1 dds:dds[i0]fsin_o[15..0]	9621h	D7CEh	2A14h	6AF9h	7FA7h	5F94h	17FFh	C67Fh	
		ort_layer_DAC38RF82_84111:jesd_transport1 dds:dds[i1]fsin_o[15..0]	A342h	EC21h	3D36h	74FFh	7C6Dh	506Eh	0331h	B4A5h	
		ort_layer_DAC38RF82_84111:jesd_transport1 dds:dds[i2]fsin_o[15..0]	B2DEh	00FEh	4EB5h	78E3h	75DEh	3F24h	EE50h	A4CBh	

DataSetup

auto_signaltap_0

