

Delta-sigma filter – clock & data signal integrity

- Capacitor (1) reduces slew-rate on the logic gate level
- RC-Filter (2) further reduces slew-rate and HF EMI content
- AC-termination (3) might be necessary

