










NOTE: ref design uses TPS51200










Title			
PGM FLASH			
Size	Document Number	Rev	
Custom	DC097_TSW14J58EVM	A	
Date:	Friday, February 05, 2021	Sheet	8 of 23






XCKU5P-3FFVB676E
U1I

VCC_INT_AUX




XCKU5P-3FFVB676E
U1K

MGT_VCC




XCKU5P-3FFVB676E
U1J

VCC_IO




U1G
XCKU5P-3FFVB676E

GROUND_1




U1H
XCKU5P-3FFVB676E




GROUND_2





VCCINT/VCCINT_IO




VCCINT/VCCINT_IO





VCCBRAM




VCCAUX/VCCAUX_IO




VCCAUX/VCCAUX_IO




Bank0




Bank84





Bank86




Bank87




Bank64




Bank64




Bank65




Bank66























Bank67




Bank




Title			FPGA Decoupling_1
Size	Document Number	Rev	A
Custom	DC097_TSW14J58EVM		
Date:	Friday, February 05, 2021	Sheet	11 of 23




Title			
FPGA Decoupling_2			
Size	Document Number	Rev	
Custom	DC097_TSW14J58EVM	A	
Date:	Friday, February 05, 2021	Sheet	11 of 23




XCKU5P-3FFVB676E
U1A




XCKU5P-3FFVB676E
U1B



Ensure Clock and Signals are AC Coupled

 TEXAS INSTRUMENTS		
Title FPGA GTY		
Size	Document Number	Rev
Custom	DC097_TSW14J58EVM	A
Date:	Friday, February 05, 2021	Sheet 14 of 23








XCKU5P-3FFVB676E
U1F

BANK_86_87











XCKU5P-3FFVB676E
U1E

BANK_84












Title			
FPGA FTDI/IO			
Size	Document Number	Rev	A
Custom	DC097_TSW14J58EVM		
Date:	Friday, February 05, 2021	Sheet	16 of 23








DDR PWR











TEXAS INSTRUMENTS

Title		
FTDI		
Size	Document Number	Rev
B	DC097_TSW14J58EVM	A
Date:	Friday, February 05, 2021	Sheet 22 of 23

