/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "ti,dra718-evm", "ti,dra718", "ti,dra722", "ti,dra72", "ti,dra7";
	interrupt-parent = <0x1>;
	model = "TI DRA718 EVM";

	chosen {
		stdout-path = "/ocp/serial@48020000";
	};

	aliases {
		i2c0 = "/ocp/i2c@48070000";
		i2c1 = "/ocp/i2c@48072000";
		i2c2 = "/ocp/i2c@48060000";
		i2c3 = "/ocp/i2c@4807a000";
		i2c4 = "/ocp/i2c@4807c000";
		serial0 = "/ocp/serial@4806a000";
		serial1 = "/ocp/serial@4806c000";
		serial2 = "/ocp/serial@48020000";
		serial3 = "/ocp/serial@4806e000";
		serial4 = "/ocp/serial@48066000";
		serial5 = "/ocp/serial@48068000";
		serial6 = "/ocp/serial@48420000";
		serial7 = "/ocp/serial@48422000";
		serial8 = "/ocp/serial@48424000";
		serial9 = "/ocp/serial@4ae2b000";
		ethernet0 = "/ocp/ethernet@48484000/slave@48480200";
		ethernet1 = "/ocp/ethernet@48484000/slave@48480300";
		d_can0 = "/ocp/can@481cc000";
		d_can1 = "/ocp/can@481d0000";
		spi0 = "/ocp/qspi@4b300000";
		rproc0 = "/ocp/ipu@58820000";
		rproc1 = "/ocp/ipu@55020000";
		rproc2 = "/ocp/dsp@40800000";
		display0 = "/connector";
	};

	timer {
		compatible = "arm,armv7-timer";
		interrupts = <0x1 0xd 0x308 0x1 0xe 0x308 0x1 0xb 0x308 0x1 0xa 0x308>;
		interrupt-parent = <0x2>;
	};

	interrupt-controller@48211000 {
		compatible = "arm,cortex-a15-gic";
		interrupt-controller;
		#interrupt-cells = <0x3>;
		reg = <0x0 0x48211000 0x0 0x1000 0x0 0x48212000 0x0 0x2000 0x0 0x48214000 0x0 0x2000 0x0 0x48216000 0x0 0x2000>;
		interrupts = <0x1 0x9 0x304>;
		interrupt-parent = <0x2>;
		phandle = <0x2>;
	};

	interrupt-controller@48281000 {
		compatible = "ti,omap5-wugen-mpu", "ti,omap4-wugen-mpu";
		interrupt-controller;
		#interrupt-cells = <0x3>;
		reg = <0x0 0x48281000 0x0 0x1000>;
		interrupt-parent = <0x2>;
		phandle = <0x7>;
	};

	cpus {
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a15";
			reg = <0x0>;
			operating-points-v2 = <0x3>;
			clocks = <0x4>;
			clock-names = "cpu";
			clock-latency = <0x493e0>;
			cooling-min-level = <0x0>;
			cooling-max-level = <0x2>;
			#cooling-cells = <0x2>;
			vbb-supply = <0x5>;
			phandle = <0x128>;
		};
	};

	opp-table {
		compatible = "operating-points-v2-ti-cpu";
		syscon = <0x6>;
		phandle = <0x3>;

		opp_nom-1000000000 {
			opp-hz = <0x0 0x3b9aca00>;
			opp-microvolt = <0x102ca0 0xcf850 0x118c30 0x102ca0 0xcf850 0x118c30>;
			opp-supported-hw = <0xff 0x1>;
			opp-suspend;
		};

		opp_od-1176000000 {
			opp-hz = <0x0 0x46185600>;
			opp-microvolt = <0x11b340 0xd8108 0x11b340 0x11b340 0xd8108 0x11b340>;
			opp-supported-hw = <0xff 0x2>;
		};

		opp_high@1500000000 {
			opp-hz = <0x0 0x59682f00>;
			opp-microvolt = <0x127690 0xe7ef0 0x1312d0 0x127690 0xe7ef0 0x1312d0>;
			opp-supported-hw = <0xff 0x4>;
		};
	};

	soc {
		compatible = "ti,omap-infra";

		mpu {
			compatible = "ti,omap5-mpu";
			ti,hwmods = "mpu";
		};
	};

	ocp {
		compatible = "ti,dra7-l3-noc", "simple-bus";
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges = <0x0 0x0 0x0 0xc0000000>;
		ti,hwmods = "l3_main_1", "l3_main_2";
		reg = <0x0 0x44000000 0x0 0x1000000 0x0 0x45000000 0x0 0x1000>;
		interrupts-extended = <0x1 0x0 0x4 0x4 0x7 0x0 0xa 0x4>;

		l4@4a000000 {
			compatible = "ti,dra7-l4-cfg", "simple-bus";
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges = <0x0 0x4a000000 0x22c000>;
			phandle = <0x135>;

			scm@2000 {
				compatible = "ti,dra7-scm-core", "simple-bus";
				reg = <0x2000 0x2000>;
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				ranges = <0x0 0x2000 0x2000>;
				phandle = <0x136>;

				scm_conf@0 {
					compatible = "syscon", "simple-bus";
					reg = <0x0 0x1400>;
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					ranges = <0x0 0x0 0x1400>;
					phandle = <0x8>;

					pbias_regulator@e00 {
						compatible = "ti,pbias-dra7", "ti,pbias-omap";
						reg = <0xe00 0x4>;
						syscon = <0x8>;
						phandle = <0x137>;

						pbias_mmc_omap5 {
							regulator-name = "pbias_mmc_omap5";
							regulator-min-microvolt = <0x1b7740>;
							regulator-max-microvolt = <0x325aa0>;
							phandle = <0xd2>;
						};
					};

					clocks {
						#address-cells = <0x1>;
						#size-cells = <0x0>;
						phandle = <0x138>;

						dss_deshdcp_clk@558 {
							#clock-cells = <0x0>;
							compatible = "ti,gate-clock";
							clocks = <0x9>;
							ti,bit-shift = <0x0>;
							reg = <0x558>;
							phandle = <0x139>;
						};

						ehrpwm0_tbclk@558 {
							#clock-cells = <0x0>;
							compatible = "ti,gate-clock";
							clocks = <0xa>;
							ti,bit-shift = <0x14>;
							reg = <0x558>;
							phandle = <0x121>;
						};

						ehrpwm1_tbclk@558 {
							#clock-cells = <0x0>;
							compatible = "ti,gate-clock";
							clocks = <0xa>;
							ti,bit-shift = <0x15>;
							reg = <0x558>;
							phandle = <0x122>;
						};

						ehrpwm2_tbclk@558 {
							#clock-cells = <0x0>;
							compatible = "ti,gate-clock";
							clocks = <0xa>;
							ti,bit-shift = <0x16>;
							reg = <0x558>;
							phandle = <0x123>;
						};

						sys_32k_ck {
							#clock-cells = <0x0>;
							compatible = "ti,mux-clock";
							clocks = <0xb 0xc 0xc 0xc>;
							ti,bit-shift = <0x8>;
							reg = <0x6c4>;
							phandle = <0x50>;
						};
					};
				};

				pinmux@1400 {
					compatible = "ti,dra7-padconf", "pinctrl-single";
					reg = <0x1400 0x468>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					#pinctrl-cells = <0x1>;
					#interrupt-cells = <0x1>;
					interrupt-controller;
					pinctrl-single,register-width = <0x20>;
					pinctrl-single,function-mask = <0x3fffffff>;
					phandle = <0x13a>;

					dcan1_pins_default {
						pinctrl-single,pins = <0x3d0 0x20000 0x3d4 0x20000>;
						phandle = <0x116>;
					};

					dcan1_pins_sleep {
						pinctrl-single,pins = <0x3d0 0x2000f 0x3d4 0x2000f>;
						phandle = <0x115>;
					};

					dcan2_pins_default {
						pinctrl-single,pins = <0x288 0x20002 0x28c 0x20002>;
						phandle = <0x118>;
					};

					dcan2_pins_sleep {
						pinctrl-single,pins = <0x288 0x2000f 0x28c 0x2000f>;
						phandle = <0x117>;
					};

					mmc1_pins_default {
						pinctrl-single,pins = <0x354 0x60000 0x358 0x60000 0x35c 0x60000 0x360 0x60000 0x364 0x60000 0x368 0x60000>;
						phandle = <0xd3>;
					};

					mmc1_pins_default_no_clk_pu {
						pinctrl-single,pins = <0x354 0x40000 0x358 0x60000 0x35c 0x60000 0x360 0x60000 0x364 0x60000 0x368 0x60000>;
						phandle = <0x13b>;
					};

					mmc1_pins_sdr12 {
						pinctrl-single,pins = <0x354 0x60000 0x358 0x60000 0x35c 0x60000 0x360 0x60000 0x364 0x60000 0x368 0x60000>;
						phandle = <0xd7>;
					};

					mmc1_pins_hs {
						pinctrl-single,pins = <0x354 0x60000 0x358 0x60000 0x35c 0x60000 0x360 0x60000 0x364 0x60000 0x368 0x60000>;
						phandle = <0xd6>;
					};

					mmc1_pins_sdr25 {
						pinctrl-single,pins = <0x354 0x60000 0x358 0x60000 0x35c 0x60000 0x360 0x60000 0x364 0x60000 0x368 0x60000>;
						phandle = <0xd8>;
					};

					mmc1_pins_sdr50 {
						pinctrl-single,pins = <0x354 0x601f0 0x358 0x601f0 0x35c 0x601f0 0x360 0x601f0 0x364 0x601f0 0x368 0x601f0>;
						phandle = <0xd9>;
					};

					mmc1_pins_ddr50_rev10 {
						pinctrl-single,pins = <0x354 0x601e0 0x358 0x601e0 0x35c 0x601e0 0x360 0x601e0 0x364 0x601e0 0x368 0x601e0>;
						phandle = <0x13c>;
					};

					mmc1_pins_ddr50_rev20 {
						pinctrl-single,pins = <0x354 0x60100 0x358 0x60100 0x35c 0x60100 0x360 0x60100 0x364 0x60100 0x368 0x60100>;
						phandle = <0xda>;
					};

					mmc1_pins_sdr104 {
						pinctrl-single,pins = <0x354 0x60100 0x358 0x60100 0x35c 0x60100 0x360 0x60100 0x364 0x60100 0x368 0x60100>;
						phandle = <0xdc>;
					};

					mmc2_pins_default {
						pinctrl-single,pins = <0x9c 0x60001 0xb0 0x60001 0xa0 0x60001 0xa4 0x60001 0xa8 0x60001 0xac 0x60001 0x8c 0x60001 0x90 0x60001 0x94 0x60001 0x98 0x60001>;
						phandle = <0xdf>;
					};

					mmc2_pins_hs {
						pinctrl-single,pins = <0x9c 0x60001 0xb0 0x60001 0xa0 0x60001 0xa4 0x60001 0xa8 0x60001 0xac 0x60001 0x8c 0x60001 0x90 0x60001 0x94 0x60001 0x98 0x60001>;
						phandle = <0xe0>;
					};

					mmc2_pins_ddr_rev10 {
						pinctrl-single,pins = <0x8c 0x60001 0x90 0x60001 0x94 0x60001 0x98 0x60001 0x9c 0x60001 0xa0 0x60001 0xa4 0x60001 0xa8 0x60001 0xac 0x60001 0xb0 0x60001>;
						phandle = <0x13d>;
					};

					mmc2_pins_ddr_rev20 {
						pinctrl-single,pins = <0x9c 0x60101 0xb0 0x60101 0xa0 0x60101 0xa4 0x60101 0xa8 0x60101 0xac 0x60101 0x8c 0x60101 0x90 0x60101 0x94 0x60101 0x98 0x60101>;
						phandle = <0xe1>;
					};

					mmc2_pins_hs200 {
						pinctrl-single,pins = <0x9c 0x60101 0xb0 0x60101 0xa0 0x60101 0xa4 0x60101 0xa8 0x60101 0xac 0x60101 0x8c 0x60101 0x90 0x60101 0x94 0x60101 0x98 0x60101>;
						phandle = <0x13e>;
					};

					mmc4_pins_default {
						pinctrl-single,pins = <0x3e8 0x60003 0x3ec 0x60003 0x3f0 0x60003 0x3f4 0x60003 0x3f8 0x60003 0x3fc 0x60003>;
						phandle = <0x13f>;
					};
				};

				scm_conf@1c04 {
					compatible = "syscon";
					reg = <0x1c04 0x20>;
					#syscon-cells = <0x2>;
					phandle = <0xad>;
				};

				scm_conf@1c24 {
					compatible = "syscon";
					reg = <0x1c24 0x24>;
					phandle = <0xab>;
				};

				dma-router@b78 {
					compatible = "ti,dra7-dma-crossbar";
					reg = <0xb78 0xfc>;
					#dma-cells = <0x1>;
					dma-requests = <0xcd>;
					ti,dma-safe-map = <0x0>;
					dma-masters = <0xd>;
					phandle = <0xb2>;
				};

				dma-router@c78 {
					compatible = "ti,dra7-dma-crossbar";
					reg = <0xc78 0x7c>;
					#dma-cells = <0x2>;
					dma-requests = <0xcc>;
					ti,dma-safe-map = <0x0>;
					dma-masters = <0xe>;
					phandle = <0xfb>;
				};

				pinmux@4a002e8c {
					compatible = "pinctrl-single";
					reg = <0xe8c 0x4>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					pinctrl-single,register-width = <0x20>;
					pinctrl-single,function-mask = <0x7f>;
					phandle = <0x140>;
				};
			};

			cm_core_aon@5000 {
				compatible = "ti,dra7-cm-core-aon";
				reg = <0x5000 0x2000>;
				phandle = <0x141>;

				clocks {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					phandle = <0x142>;

					atl_clkin0_ck {
						#clock-cells = <0x0>;
						compatible = "ti,dra7-atl-clock";
						clocks = <0xf>;
						phandle = <0x43>;
					};

					atl_clkin1_ck {
						#clock-cells = <0x0>;
						compatible = "ti,dra7-atl-clock";
						clocks = <0xf>;
						phandle = <0x42>;
					};

					atl_clkin2_ck {
						#clock-cells = <0x0>;
						compatible = "ti,dra7-atl-clock";
						clocks = <0xf>;
						phandle = <0x41>;
					};

					atl_clkin3_ck {
						#clock-cells = <0x0>;
						compatible = "ti,dra7-atl-clock";
						clocks = <0xf>;
						phandle = <0x40>;
					};

					hdmi_clkin_ck {
						#clock-cells = <0x0>;
						compatible = "fixed-clock";
						clock-frequency = <0x0>;
						phandle = <0x2f>;
					};

					mlb_clkin_ck {
						#clock-cells = <0x0>;
						compatible = "fixed-clock";
						clock-frequency = <0x0>;
						phandle = <0xa7>;
					};

					mlbp_clkin_ck {
						#clock-cells = <0x0>;
						compatible = "fixed-clock";
						clock-frequency = <0x0>;
						phandle = <0xa8>;
					};

					pciesref_acs_clk_ck {
						#clock-cells = <0x0>;
						compatible = "fixed-clock";
						clock-frequency = <0x5f5e100>;
						phandle = <0x5a>;
					};

					ref_clkin0_ck {
						#clock-cells = <0x0>;
						compatible = "fixed-clock";
						clock-frequency = <0x0>;
						phandle = <0x45>;
					};

					ref_clkin1_ck {
						#clock-cells = <0x0>;
						compatible = "fixed-clock";
						clock-frequency = <0x0>;
						phandle = <0x46>;
					};

					ref_clkin2_ck {
						#clock-cells = <0x0>;
						compatible = "fixed-clock";
						clock-frequency = <0x0>;
						phandle = <0x47>;
					};

					ref_clkin3_ck {
						#clock-cells = <0x0>;
						compatible = "fixed-clock";
						clock-frequency = <0x0>;
						phandle = <0x48>;
					};

					rmii_clk_ck {
						#clock-cells = <0x0>;
						compatible = "fixed-clock";
						clock-frequency = <0x0>;
						phandle = <0x71>;
					};

					sdvenc_clkin_ck {
						#clock-cells = <0x0>;
						compatible = "fixed-clock";
						clock-frequency = <0x0>;
						phandle = <0x143>;
					};

					secure_32k_clk_src_ck {
						#clock-cells = <0x0>;
						compatible = "fixed-clock";
						clock-frequency = <0x8000>;
						phandle = <0x91>;
					};

					sys_clk32_crystal_ck {
						#clock-cells = <0x0>;
						compatible = "fixed-clock";
						clock-frequency = <0x8000>;
						phandle = <0xb>;
					};

					sys_clk32_pseudo_ck {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x10>;
						clock-mult = <0x1>;
						clock-div = <0x262>;
						phandle = <0xc>;
					};

					virt_12000000_ck {
						#clock-cells = <0x0>;
						compatible = "fixed-clock";
						clock-frequency = <0xb71b00>;
						phandle = <0x81>;
					};

					virt_13000000_ck {
						#clock-cells = <0x0>;
						compatible = "fixed-clock";
						clock-frequency = <0xc65d40>;
						phandle = <0x144>;
					};

					virt_16800000_ck {
						#clock-cells = <0x0>;
						compatible = "fixed-clock";
						clock-frequency = <0x1005900>;
						phandle = <0x83>;
					};

					virt_19200000_ck {
						#clock-cells = <0x0>;
						compatible = "fixed-clock";
						clock-frequency = <0x124f800>;
						phandle = <0x84>;
					};

					virt_20000000_ck {
						#clock-cells = <0x0>;
						compatible = "fixed-clock";
						clock-frequency = <0x1312d00>;
						phandle = <0x82>;
					};

					virt_26000000_ck {
						#clock-cells = <0x0>;
						compatible = "fixed-clock";
						clock-frequency = <0x18cba80>;
						phandle = <0x85>;
					};

					virt_27000000_ck {
						#clock-cells = <0x0>;
						compatible = "fixed-clock";
						clock-frequency = <0x19bfcc0>;
						phandle = <0x86>;
					};

					virt_38400000_ck {
						#clock-cells = <0x0>;
						compatible = "fixed-clock";
						clock-frequency = <0x249f000>;
						phandle = <0x87>;
					};

					sys_clkin2 {
						#clock-cells = <0x0>;
						compatible = "fixed-clock";
						clock-frequency = <0x1588800>;
						phandle = <0x44>;
					};

					usb_otg_clkin_ck {
						#clock-cells = <0x0>;
						compatible = "fixed-clock";
						clock-frequency = <0x0>;
						phandle = <0x8e>;
					};

					video1_clkin_ck {
						#clock-cells = <0x0>;
						compatible = "fixed-clock";
						clock-frequency = <0x0>;
						phandle = <0x39>;
					};

					video1_m2_clkin_ck {
						#clock-cells = <0x0>;
						compatible = "fixed-clock";
						clock-frequency = <0x0>;
						phandle = <0x2e>;
					};

					video2_clkin_ck {
						#clock-cells = <0x0>;
						compatible = "fixed-clock";
						clock-frequency = <0x0>;
						phandle = <0x3a>;
					};

					video2_m2_clkin_ck {
						#clock-cells = <0x0>;
						compatible = "fixed-clock";
						clock-frequency = <0x0>;
						phandle = <0x2d>;
					};

					dpll_abe_ck@1e0 {
						#clock-cells = <0x0>;
						compatible = "ti,omap4-dpll-m4xen-clock";
						clocks = <0x11 0x12>;
						reg = <0x1e0 0x1e4 0x1ec 0x1e8>;
						assigned-clocks = <0x13>;
						assigned-clock-rates = <0x2faf080>;
						phandle = <0x13>;
					};

					dpll_abe_x2_ck {
						#clock-cells = <0x0>;
						compatible = "ti,omap4-dpll-x2-clock";
						clocks = <0x13>;
						phandle = <0x14>;
					};

					dpll_abe_m2x2_ck@1f0 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x14>;
						ti,max-div = <0x1f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x1f0>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						phandle = <0x15>;
					};

					abe_clk@108 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x15>;
						ti,max-div = <0x4>;
						reg = <0x108>;
						ti,index-power-of-two;
						phandle = <0x89>;
					};

					dpll_abe_m2_ck@1f0 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x13>;
						ti,max-div = <0x1f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x1f0>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						phandle = <0x6f>;
					};

					dpll_abe_m3x2_ck@1f4 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x14>;
						ti,max-div = <0x1f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x1f4>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						phandle = <0x16>;
					};

					dpll_core_byp_mux@12c {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x10 0x16>;
						ti,bit-shift = <0x17>;
						reg = <0x12c>;
						phandle = <0x17>;
					};

					dpll_core_ck@120 {
						#clock-cells = <0x0>;
						compatible = "ti,omap4-dpll-core-clock";
						clocks = <0x10 0x17>;
						reg = <0x120 0x124 0x12c 0x128>;
						phandle = <0x18>;
					};

					dpll_core_x2_ck {
						#clock-cells = <0x0>;
						compatible = "ti,omap4-dpll-x2-clock";
						clocks = <0x18>;
						phandle = <0x19>;
					};

					dpll_core_h12x2_ck@13c {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x19>;
						ti,max-div = <0x3f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x13c>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						phandle = <0x1a>;
					};

					mpu_dpll_hs_clk_div {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x1a>;
						clock-mult = <0x1>;
						clock-div = <0x1>;
						phandle = <0x1b>;
					};

					dpll_mpu_ck@160 {
						#clock-cells = <0x0>;
						compatible = "ti,omap5-mpu-dpll-clock";
						clocks = <0x10 0x1b>;
						reg = <0x160 0x164 0x16c 0x168>;
						phandle = <0x4>;
					};

					dpll_mpu_m2_ck@170 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x4>;
						ti,max-div = <0x1f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x170>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						phandle = <0x1c>;
					};

					mpu_dclk_div {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x1c>;
						clock-mult = <0x1>;
						clock-div = <0x1>;
						phandle = <0x95>;
					};

					dsp_dpll_hs_clk_div {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x1a>;
						clock-mult = <0x1>;
						clock-div = <0x1>;
						phandle = <0x1d>;
					};

					dpll_dsp_byp_mux@240 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x10 0x1d>;
						ti,bit-shift = <0x17>;
						reg = <0x240>;
						phandle = <0x1e>;
					};

					dpll_dsp_ck@234 {
						#clock-cells = <0x0>;
						compatible = "ti,omap4-dpll-clock";
						clocks = <0x10 0x1e>;
						reg = <0x234 0x238 0x240 0x23c>;
						assigned-clocks = <0x1f>;
						assigned-clock-rates = <0x23c34600>;
						phandle = <0x1f>;
					};

					dpll_dsp_m2_ck@244 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x1f>;
						ti,max-div = <0x1f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x244>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						assigned-clocks = <0x20>;
						assigned-clock-rates = <0x23c34600>;
						phandle = <0x20>;
					};

					iva_dpll_hs_clk_div {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x1a>;
						clock-mult = <0x1>;
						clock-div = <0x1>;
						phandle = <0x21>;
					};

					dpll_iva_byp_mux@1ac {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x10 0x21>;
						ti,bit-shift = <0x17>;
						reg = <0x1ac>;
						phandle = <0x22>;
					};

					dpll_iva_ck@1a0 {
						#clock-cells = <0x0>;
						compatible = "ti,omap4-dpll-clock";
						clocks = <0x10 0x22>;
						reg = <0x1a0 0x1a4 0x1ac 0x1a8>;
						assigned-clocks = <0x23>;
						assigned-clock-rates = <0x45707d40>;
						phandle = <0x23>;
					};

					dpll_iva_m2_ck@1b0 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x23>;
						ti,max-div = <0x1f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x1b0>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						assigned-clocks = <0x24>;
						assigned-clock-rates = <0x17257f16>;
						phandle = <0x24>;
					};

					iva_dclk {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x24>;
						clock-mult = <0x1>;
						clock-div = <0x1>;
						phandle = <0x97>;
					};

					dpll_gpu_byp_mux@2e4 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x10 0x16>;
						ti,bit-shift = <0x17>;
						reg = <0x2e4>;
						phandle = <0x25>;
					};

					dpll_gpu_ck@2d8 {
						#clock-cells = <0x0>;
						compatible = "ti,omap4-dpll-clock";
						clocks = <0x10 0x25>;
						reg = <0x2d8 0x2dc 0x2e4 0x2e0>;
						assigned-clocks = <0x26>;
						assigned-clock-rates = <0x4c1d7940>;
						phandle = <0x26>;
					};

					dpll_gpu_m2_ck@2e8 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x26>;
						ti,max-div = <0x1f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x2e8>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						assigned-clocks = <0x27>;
						assigned-clock-rates = <0x195f286b>;
						phandle = <0x27>;
					};

					dpll_core_m2_ck@130 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x18>;
						ti,max-div = <0x1f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x130>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						phandle = <0x28>;
					};

					core_dpll_out_dclk_div {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x28>;
						clock-mult = <0x1>;
						clock-div = <0x1>;
						phandle = <0x99>;
					};

					dpll_ddr_byp_mux@21c {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x10 0x16>;
						ti,bit-shift = <0x17>;
						reg = <0x21c>;
						phandle = <0x29>;
					};

					dpll_ddr_ck@210 {
						#clock-cells = <0x0>;
						compatible = "ti,omap4-dpll-clock";
						clocks = <0x10 0x29>;
						reg = <0x210 0x214 0x21c 0x218>;
						phandle = <0x2a>;
					};

					dpll_ddr_m2_ck@220 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x2a>;
						ti,max-div = <0x1f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x220>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						phandle = <0x8b>;
					};

					dpll_gmac_byp_mux@2b4 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x10 0x16>;
						ti,bit-shift = <0x17>;
						reg = <0x2b4>;
						phandle = <0x2b>;
					};

					dpll_gmac_ck@2a8 {
						#clock-cells = <0x0>;
						compatible = "ti,omap4-dpll-clock";
						clocks = <0x10 0x2b>;
						reg = <0x2a8 0x2ac 0x2b4 0x2b0>;
						phandle = <0x2c>;
					};

					dpll_gmac_m2_ck@2b8 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x2c>;
						ti,max-div = <0x1f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x2b8>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						phandle = <0x8c>;
					};

					video2_dclk_div {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x2d>;
						clock-mult = <0x1>;
						clock-div = <0x1>;
						phandle = <0x9b>;
					};

					video1_dclk_div {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x2e>;
						clock-mult = <0x1>;
						clock-div = <0x1>;
						phandle = <0x9c>;
					};

					hdmi_dclk_div {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x2f>;
						clock-mult = <0x1>;
						clock-div = <0x1>;
						phandle = <0x9d>;
					};

					per_dpll_hs_clk_div {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x16>;
						clock-mult = <0x1>;
						clock-div = <0x2>;
						phandle = <0x5e>;
					};

					usb_dpll_hs_clk_div {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x16>;
						clock-mult = <0x1>;
						clock-div = <0x3>;
						phandle = <0x62>;
					};

					eve_dpll_hs_clk_div {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x1a>;
						clock-mult = <0x1>;
						clock-div = <0x1>;
						phandle = <0x30>;
					};

					dpll_eve_byp_mux@290 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x10 0x30>;
						ti,bit-shift = <0x17>;
						reg = <0x290>;
						phandle = <0x31>;
					};

					dpll_eve_ck@284 {
						#clock-cells = <0x0>;
						compatible = "ti,omap4-dpll-clock";
						clocks = <0x10 0x31>;
						reg = <0x284 0x288 0x290 0x28c>;
						phandle = <0x32>;
					};

					dpll_eve_m2_ck@294 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x32>;
						ti,max-div = <0x1f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x294>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						phandle = <0x33>;
					};

					eve_dclk_div {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x33>;
						clock-mult = <0x1>;
						clock-div = <0x1>;
						phandle = <0xa6>;
					};

					dpll_core_h13x2_ck@140 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x19>;
						ti,max-div = <0x3f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x140>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						phandle = <0x145>;
					};

					dpll_core_h14x2_ck@144 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x19>;
						ti,max-div = <0x3f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x144>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						phandle = <0x72>;
					};

					dpll_core_h22x2_ck@154 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x19>;
						ti,max-div = <0x3f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x154>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						phandle = <0x3b>;
					};

					dpll_core_h23x2_ck@158 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x19>;
						ti,max-div = <0x3f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x158>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						phandle = <0x80>;
					};

					dpll_core_h24x2_ck@15c {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x19>;
						ti,max-div = <0x3f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x15c>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						phandle = <0x119>;
					};

					dpll_ddr_x2_ck {
						#clock-cells = <0x0>;
						compatible = "ti,omap4-dpll-x2-clock";
						clocks = <0x2a>;
						phandle = <0x34>;
					};

					dpll_ddr_h11x2_ck@228 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x34>;
						ti,max-div = <0x3f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x228>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						phandle = <0x146>;
					};

					dpll_dsp_x2_ck {
						#clock-cells = <0x0>;
						compatible = "ti,omap4-dpll-x2-clock";
						clocks = <0x1f>;
						phandle = <0x35>;
					};

					dpll_dsp_m3x2_ck@248 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x35>;
						ti,max-div = <0x1f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x248>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						assigned-clocks = <0x36>;
						assigned-clock-rates = <0x17d78400>;
						phandle = <0x36>;
					};

					dpll_gmac_x2_ck {
						#clock-cells = <0x0>;
						compatible = "ti,omap4-dpll-x2-clock";
						clocks = <0x2c>;
						phandle = <0x37>;
					};

					dpll_gmac_h11x2_ck@2c0 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x37>;
						ti,max-div = <0x3f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x2c0>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						phandle = <0x38>;
					};

					dpll_gmac_h12x2_ck@2c4 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x37>;
						ti,max-div = <0x3f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x2c4>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						phandle = <0x147>;
					};

					dpll_gmac_h13x2_ck@2c8 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x37>;
						ti,max-div = <0x3f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x2c8>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						phandle = <0xe5>;
					};

					dpll_gmac_m3x2_ck@2bc {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x37>;
						ti,max-div = <0x1f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x2bc>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						phandle = <0x148>;
					};

					gmii_m_clk_div {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x38>;
						clock-mult = <0x1>;
						clock-div = <0x2>;
						phandle = <0x149>;
					};

					hdmi_clk2_div {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x2f>;
						clock-mult = <0x1>;
						clock-div = <0x1>;
						phandle = <0x4e>;
					};

					hdmi_div_clk {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x2f>;
						clock-mult = <0x1>;
						clock-div = <0x1>;
						phandle = <0x54>;
					};

					l3_iclk_div@100 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						ti,max-div = <0x2>;
						ti,bit-shift = <0x4>;
						reg = <0x100>;
						clocks = <0x1a>;
						ti,index-power-of-two;
						phandle = <0x9>;
					};

					l4_root_clk_div {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x9>;
						clock-mult = <0x1>;
						clock-div = <0x2>;
						phandle = <0xa>;
					};

					video1_clk2_div {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x39>;
						clock-mult = <0x1>;
						clock-div = <0x1>;
						phandle = <0x4c>;
					};

					video1_div_clk {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x39>;
						clock-mult = <0x1>;
						clock-div = <0x1>;
						phandle = <0x52>;
					};

					video2_clk2_div {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x3a>;
						clock-mult = <0x1>;
						clock-div = <0x1>;
						phandle = <0x4d>;
					};

					video2_div_clk {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x3a>;
						clock-mult = <0x1>;
						clock-div = <0x1>;
						phandle = <0x53>;
					};

					ipu1_gfclk_mux@520 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x15 0x3b>;
						ti,bit-shift = <0x18>;
						reg = <0x520>;
						assigned-clocks = <0x3c>;
						assigned-clock-parents = <0x3b>;
						phandle = <0x3c>;
					};

					mcasp1_ahclkr_mux@550 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x3d 0x3e 0x3f 0x40 0x41 0x42 0x43 0x44 0x45 0x46 0x47 0x48 0x49 0x4a>;
						ti,bit-shift = <0x1c>;
						reg = <0x550>;
						phandle = <0x100>;
					};

					mcasp1_ahclkx_mux@550 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x3d 0x3e 0x3f 0x40 0x41 0x42 0x43 0x44 0x45 0x46 0x47 0x48 0x49 0x4a>;
						ti,bit-shift = <0x18>;
						reg = <0x550>;
						phandle = <0xff>;
					};

					mcasp1_aux_gfclk_mux@550 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x4b 0x4c 0x4d 0x4e>;
						ti,bit-shift = <0x16>;
						reg = <0x550>;
						phandle = <0xfe>;
					};

					timer5_gfclk_mux@558 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x4f 0x50 0x44 0x45 0x46 0x47 0x48 0x51 0x52 0x53 0x54 0x55>;
						ti,bit-shift = <0x18>;
						reg = <0x558>;
						phandle = <0x14a>;
					};

					timer6_gfclk_mux@560 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x4f 0x50 0x44 0x45 0x46 0x47 0x48 0x51 0x52 0x53 0x54 0x55>;
						ti,bit-shift = <0x18>;
						reg = <0x560>;
						phandle = <0x14b>;
					};

					timer7_gfclk_mux@568 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x4f 0x50 0x44 0x45 0x46 0x47 0x48 0x51 0x52 0x53 0x54 0x55>;
						ti,bit-shift = <0x18>;
						reg = <0x568>;
						phandle = <0x14c>;
					};

					timer8_gfclk_mux@570 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x4f 0x50 0x44 0x45 0x46 0x47 0x48 0x51 0x52 0x53 0x54 0x55>;
						ti,bit-shift = <0x18>;
						reg = <0x570>;
						phandle = <0x14d>;
					};

					uart6_gfclk_mux@580 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x56 0x57>;
						ti,bit-shift = <0x18>;
						reg = <0x580>;
						phandle = <0x14e>;
					};

					dummy_ck {
						#clock-cells = <0x0>;
						compatible = "fixed-clock";
						clock-frequency = <0x0>;
						phandle = <0x14f>;
					};
				};

				clockdomains {
					phandle = <0x150>;
				};
			};

			cm_core@8000 {
				compatible = "ti,dra7-cm-core";
				reg = <0x8000 0x3000>;
				phandle = <0x151>;

				clocks {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					phandle = <0x152>;

					dpll_pcie_ref_ck@200 {
						#clock-cells = <0x0>;
						compatible = "ti,omap4-dpll-clock";
						clocks = <0x10 0x10>;
						reg = <0x200 0x204 0x20c 0x208>;
						phandle = <0x58>;
					};

					dpll_pcie_ref_m2ldo_ck@210 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x58>;
						ti,max-div = <0x1f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x210>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						phandle = <0x59>;
					};

					apll_pcie_in_clk_mux@4ae06118 {
						compatible = "ti,mux-clock";
						clocks = <0x59 0x5a>;
						#clock-cells = <0x0>;
						reg = <0x21c 0x4>;
						ti,bit-shift = <0x7>;
						phandle = <0x5b>;
					};

					apll_pcie_ck@21c {
						#clock-cells = <0x0>;
						compatible = "ti,dra7-apll-clock";
						clocks = <0x5b 0x58>;
						reg = <0x21c 0x220>;
						phandle = <0x5c>;
					};

					optfclk_pciephy1_32khz@4a0093b0 {
						compatible = "ti,gate-clock";
						clocks = <0x50>;
						#clock-cells = <0x0>;
						reg = <0x13b0>;
						ti,bit-shift = <0x8>;
						phandle = <0xe9>;
					};

					optfclk_pciephy2_32khz@4a0093b8 {
						compatible = "ti,gate-clock";
						clocks = <0x50>;
						#clock-cells = <0x0>;
						reg = <0x13b8>;
						ti,bit-shift = <0x8>;
						phandle = <0xec>;
					};

					optfclk_pciephy_div@4a00821c {
						compatible = "ti,divider-clock";
						clocks = <0x5c>;
						#clock-cells = <0x0>;
						reg = <0x21c>;
						ti,dividers = <0x2 0x1>;
						ti,bit-shift = <0x8>;
						ti,max-div = <0x2>;
						phandle = <0x5d>;
					};

					optfclk_pciephy1_clk@4a0093b0 {
						compatible = "ti,gate-clock";
						clocks = <0x5c>;
						#clock-cells = <0x0>;
						reg = <0x13b0>;
						ti,bit-shift = <0x9>;
						phandle = <0xea>;
					};

					optfclk_pciephy2_clk@4a0093b8 {
						compatible = "ti,gate-clock";
						clocks = <0x5c>;
						#clock-cells = <0x0>;
						reg = <0x13b8>;
						ti,bit-shift = <0x9>;
						phandle = <0xed>;
					};

					optfclk_pciephy1_div_clk@4a0093b0 {
						compatible = "ti,gate-clock";
						clocks = <0x5d>;
						#clock-cells = <0x0>;
						reg = <0x13b0>;
						ti,bit-shift = <0xa>;
						phandle = <0xeb>;
					};

					optfclk_pciephy2_div_clk@4a0093b8 {
						compatible = "ti,gate-clock";
						clocks = <0x5d>;
						#clock-cells = <0x0>;
						reg = <0x13b8>;
						ti,bit-shift = <0xa>;
						phandle = <0xee>;
					};

					apll_pcie_clkvcoldo {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x5c>;
						clock-mult = <0x1>;
						clock-div = <0x1>;
						phandle = <0x153>;
					};

					apll_pcie_clkvcoldo_div {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x5c>;
						clock-mult = <0x1>;
						clock-div = <0x1>;
						phandle = <0x154>;
					};

					apll_pcie_m2_ck {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x5c>;
						clock-mult = <0x1>;
						clock-div = <0x1>;
						phandle = <0x90>;
					};

					dpll_per_byp_mux@14c {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x10 0x5e>;
						ti,bit-shift = <0x17>;
						reg = <0x14c>;
						phandle = <0x5f>;
					};

					dpll_per_ck@140 {
						#clock-cells = <0x0>;
						compatible = "ti,omap4-dpll-clock";
						clocks = <0x10 0x5f>;
						reg = <0x140 0x144 0x14c 0x148>;
						phandle = <0x60>;
					};

					dpll_per_m2_ck@150 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x60>;
						ti,max-div = <0x1f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x150>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						phandle = <0x61>;
					};

					func_96m_aon_dclk_div {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x61>;
						clock-mult = <0x1>;
						clock-div = <0x1>;
						phandle = <0x9e>;
					};

					dpll_usb_byp_mux@18c {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x10 0x62>;
						ti,bit-shift = <0x17>;
						reg = <0x18c>;
						phandle = <0x63>;
					};

					dpll_usb_ck@180 {
						#clock-cells = <0x0>;
						compatible = "ti,omap4-dpll-j-type-clock";
						clocks = <0x10 0x63>;
						reg = <0x180 0x184 0x18c 0x188>;
						phandle = <0x64>;
					};

					dpll_usb_m2_ck@190 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x64>;
						ti,max-div = <0x7f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x190>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						phandle = <0x67>;
					};

					dpll_pcie_ref_m2_ck@210 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x58>;
						ti,max-div = <0x7f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x210>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						phandle = <0x8f>;
					};

					dpll_per_x2_ck {
						#clock-cells = <0x0>;
						compatible = "ti,omap4-dpll-x2-clock";
						clocks = <0x60>;
						phandle = <0x65>;
					};

					dpll_per_h11x2_ck@158 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x65>;
						ti,max-div = <0x3f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x158>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						phandle = <0x66>;
					};

					dpll_per_h12x2_ck@15c {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x65>;
						ti,max-div = <0x3f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x15c>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						phandle = <0x6a>;
					};

					dpll_per_h13x2_ck@160 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x65>;
						ti,max-div = <0x3f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x160>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						phandle = <0x7d>;
					};

					dpll_per_h14x2_ck@164 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x65>;
						ti,max-div = <0x3f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x164>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						phandle = <0x73>;
					};

					dpll_per_m2x2_ck@150 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x65>;
						ti,max-div = <0x1f>;
						ti,autoidle-shift = <0x8>;
						reg = <0x150>;
						ti,index-starts-at-one;
						ti,invert-autoidle-bit;
						phandle = <0x57>;
					};

					dpll_usb_clkdcoldo {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x64>;
						clock-mult = <0x1>;
						clock-div = <0x1>;
						phandle = <0x69>;
					};

					func_128m_clk {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x66>;
						clock-mult = <0x1>;
						clock-div = <0x2>;
						phandle = <0x78>;
					};

					func_12m_fclk {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x57>;
						clock-mult = <0x1>;
						clock-div = <0x10>;
						phandle = <0x155>;
					};

					func_24m_clk {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x61>;
						clock-mult = <0x1>;
						clock-div = <0x4>;
						phandle = <0x3f>;
					};

					func_48m_fclk {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x57>;
						clock-mult = <0x1>;
						clock-div = <0x4>;
						phandle = <0x56>;
					};

					func_96m_fclk {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x57>;
						clock-mult = <0x1>;
						clock-div = <0x2>;
						phandle = <0x156>;
					};

					l3init_60m_fclk@104 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x67>;
						reg = <0x104>;
						ti,dividers = <0x1 0x8>;
						phandle = <0x157>;
					};

					clkout2_clk@6b0 {
						#clock-cells = <0x0>;
						compatible = "ti,gate-clock";
						clocks = <0x68>;
						ti,bit-shift = <0x8>;
						reg = <0x6b0>;
						phandle = <0x158>;
					};

					l3init_960m_gfclk@6c0 {
						#clock-cells = <0x0>;
						compatible = "ti,gate-clock";
						clocks = <0x69>;
						ti,bit-shift = <0x8>;
						reg = <0x6c0>;
						phandle = <0x6e>;
					};

					dss_32khz_clk@1120 {
						#clock-cells = <0x0>;
						compatible = "ti,gate-clock";
						clocks = <0x50>;
						ti,bit-shift = <0xb>;
						reg = <0x1120>;
						phandle = <0x159>;
					};

					dss_48mhz_clk@1120 {
						#clock-cells = <0x0>;
						compatible = "ti,gate-clock";
						clocks = <0x56>;
						ti,bit-shift = <0x9>;
						reg = <0x1120>;
						phandle = <0x11d>;
					};

					dss_dss_clk@1120 {
						#clock-cells = <0x0>;
						compatible = "ti,gate-clock";
						clocks = <0x6a>;
						ti,bit-shift = <0x8>;
						reg = <0x1120>;
						ti,set-rate-parent;
						phandle = <0x11a>;
					};

					dss_hdmi_clk@1120 {
						#clock-cells = <0x0>;
						compatible = "ti,gate-clock";
						clocks = <0x6b>;
						ti,bit-shift = <0xa>;
						reg = <0x1120>;
						phandle = <0x11e>;
					};

					dss_video1_clk@1120 {
						#clock-cells = <0x0>;
						compatible = "ti,gate-clock";
						clocks = <0x6c>;
						ti,bit-shift = <0xc>;
						reg = <0x1120>;
						phandle = <0x11b>;
					};

					dss_video2_clk@1120 {
						#clock-cells = <0x0>;
						compatible = "ti,gate-clock";
						clocks = <0x6d>;
						ti,bit-shift = <0xd>;
						reg = <0x1120>;
						phandle = <0x15a>;
					};

					gpio2_dbclk@1760 {
						#clock-cells = <0x0>;
						compatible = "ti,gate-clock";
						clocks = <0x50>;
						ti,bit-shift = <0x8>;
						reg = <0x1760>;
						phandle = <0x15b>;
					};

					gpio3_dbclk@1768 {
						#clock-cells = <0x0>;
						compatible = "ti,gate-clock";
						clocks = <0x50>;
						ti,bit-shift = <0x8>;
						reg = <0x1768>;
						phandle = <0x15c>;
					};

					gpio4_dbclk@1770 {
						#clock-cells = <0x0>;
						compatible = "ti,gate-clock";
						clocks = <0x50>;
						ti,bit-shift = <0x8>;
						reg = <0x1770>;
						phandle = <0x15d>;
					};

					gpio5_dbclk@1778 {
						#clock-cells = <0x0>;
						compatible = "ti,gate-clock";
						clocks = <0x50>;
						ti,bit-shift = <0x8>;
						reg = <0x1778>;
						phandle = <0x15e>;
					};

					gpio6_dbclk@1780 {
						#clock-cells = <0x0>;
						compatible = "ti,gate-clock";
						clocks = <0x50>;
						ti,bit-shift = <0x8>;
						reg = <0x1780>;
						phandle = <0x15f>;
					};

					gpio7_dbclk@1810 {
						#clock-cells = <0x0>;
						compatible = "ti,gate-clock";
						clocks = <0x50>;
						ti,bit-shift = <0x8>;
						reg = <0x1810>;
						phandle = <0x160>;
					};

					gpio8_dbclk@1818 {
						#clock-cells = <0x0>;
						compatible = "ti,gate-clock";
						clocks = <0x50>;
						ti,bit-shift = <0x8>;
						reg = <0x1818>;
						phandle = <0x161>;
					};

					mmc1_clk32k@1328 {
						#clock-cells = <0x0>;
						compatible = "ti,gate-clock";
						clocks = <0x50>;
						ti,bit-shift = <0x8>;
						reg = <0x1328>;
						phandle = <0x162>;
					};

					mmc2_clk32k@1330 {
						#clock-cells = <0x0>;
						compatible = "ti,gate-clock";
						clocks = <0x50>;
						ti,bit-shift = <0x8>;
						reg = <0x1330>;
						phandle = <0x163>;
					};

					mmc3_clk32k@1820 {
						#clock-cells = <0x0>;
						compatible = "ti,gate-clock";
						clocks = <0x50>;
						ti,bit-shift = <0x8>;
						reg = <0x1820>;
						phandle = <0x164>;
					};

					mmc4_clk32k@1828 {
						#clock-cells = <0x0>;
						compatible = "ti,gate-clock";
						clocks = <0x50>;
						ti,bit-shift = <0x8>;
						reg = <0x1828>;
						phandle = <0x165>;
					};

					sata_ref_clk@1388 {
						#clock-cells = <0x0>;
						compatible = "ti,gate-clock";
						clocks = <0x10>;
						ti,bit-shift = <0x8>;
						reg = <0x1388>;
						phandle = <0xe8>;
					};

					usb_otg_ss1_refclk960m@13f0 {
						#clock-cells = <0x0>;
						compatible = "ti,gate-clock";
						clocks = <0x6e>;
						ti,bit-shift = <0x8>;
						reg = <0x13f0>;
						phandle = <0xf1>;
					};

					usb_otg_ss2_refclk960m@1340 {
						#clock-cells = <0x0>;
						compatible = "ti,gate-clock";
						clocks = <0x6e>;
						ti,bit-shift = <0x8>;
						reg = <0x1340>;
						phandle = <0xf4>;
					};

					usb_phy1_always_on_clk32k@640 {
						#clock-cells = <0x0>;
						compatible = "ti,gate-clock";
						clocks = <0x50>;
						ti,bit-shift = <0x8>;
						reg = <0x640>;
						phandle = <0xf0>;
					};

					usb_phy2_always_on_clk32k@688 {
						#clock-cells = <0x0>;
						compatible = "ti,gate-clock";
						clocks = <0x50>;
						ti,bit-shift = <0x8>;
						reg = <0x688>;
						phandle = <0xf3>;
					};

					usb_phy3_always_on_clk32k@698 {
						#clock-cells = <0x0>;
						compatible = "ti,gate-clock";
						clocks = <0x50>;
						ti,bit-shift = <0x8>;
						reg = <0x698>;
						phandle = <0xf5>;
					};

					atl_dpll_clk_mux@c00 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x50 0x39 0x3a 0x2f>;
						ti,bit-shift = <0x18>;
						reg = <0xc00>;
						phandle = <0x70>;
					};

					atl_gfclk_mux@c00 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x9 0x6f 0x70>;
						ti,bit-shift = <0x1a>;
						reg = <0xc00>;
						phandle = <0xf>;
					};

					rmii_50mhz_clk_mux@13d0 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x38 0x71>;
						ti,bit-shift = <0x18>;
						reg = <0x13d0>;
						phandle = <0x166>;
					};

					gmac_rft_clk_mux@13d0 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x39 0x3a 0x6f 0x2f 0x9>;
						ti,bit-shift = <0x19>;
						reg = <0x13d0>;
						phandle = <0x110>;
					};

					gpu_core_gclk_mux@1220 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x72 0x73 0x27>;
						ti,bit-shift = <0x18>;
						reg = <0x1220>;
						assigned-clocks = <0x74>;
						assigned-clock-parents = <0x27>;
						phandle = <0x74>;
					};

					gpu_hyd_gclk_mux@1220 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x72 0x73 0x27>;
						ti,bit-shift = <0x1a>;
						reg = <0x1220>;
						assigned-clocks = <0x75>;
						assigned-clock-parents = <0x27>;
						phandle = <0x75>;
					};

					l3instr_ts_gclk_div@e50 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x76>;
						ti,bit-shift = <0x18>;
						reg = <0xe50>;
						ti,dividers = <0x8 0x10 0x20>;
						phandle = <0x167>;
					};

					mcasp2_ahclkr_mux@1860 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x3d 0x3e 0x3f 0x40 0x41 0x42 0x43 0x44 0x45 0x46 0x47 0x48 0x49 0x4a>;
						ti,bit-shift = <0x1c>;
						reg = <0x1860>;
						phandle = <0x103>;
					};

					mcasp2_ahclkx_mux@1860 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x3d 0x3e 0x3f 0x40 0x41 0x42 0x43 0x44 0x45 0x46 0x47 0x48 0x49 0x4a>;
						ti,bit-shift = <0x18>;
						reg = <0x1860>;
						phandle = <0x102>;
					};

					mcasp2_aux_gfclk_mux@1860 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x4b 0x4c 0x4d 0x4e>;
						ti,bit-shift = <0x16>;
						reg = <0x1860>;
						phandle = <0x101>;
					};

					mcasp3_ahclkx_mux@1868 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x3d 0x3e 0x3f 0x40 0x41 0x42 0x43 0x44 0x45 0x46 0x47 0x48 0x49 0x4a>;
						ti,bit-shift = <0x18>;
						reg = <0x1868>;
						assigned-clocks = <0x77>;
						assigned-clock-parents = <0x3d>;
						phandle = <0x77>;
					};

					mcasp3_aux_gfclk_mux@1868 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x4b 0x4c 0x4d 0x4e>;
						ti,bit-shift = <0x16>;
						reg = <0x1868>;
						phandle = <0x104>;
					};

					mcasp4_ahclkx_mux@1898 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x3d 0x3e 0x3f 0x40 0x41 0x42 0x43 0x44 0x45 0x46 0x47 0x48 0x49 0x4a>;
						ti,bit-shift = <0x18>;
						reg = <0x1898>;
						phandle = <0x106>;
					};

					mcasp4_aux_gfclk_mux@1898 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x4b 0x4c 0x4d 0x4e>;
						ti,bit-shift = <0x16>;
						reg = <0x1898>;
						phandle = <0x105>;
					};

					mcasp5_ahclkx_mux@1878 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x3d 0x3e 0x3f 0x40 0x41 0x42 0x43 0x44 0x45 0x46 0x47 0x48 0x49 0x4a>;
						ti,bit-shift = <0x18>;
						reg = <0x1878>;
						phandle = <0x108>;
					};

					mcasp5_aux_gfclk_mux@1878 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x4b 0x4c 0x4d 0x4e>;
						ti,bit-shift = <0x16>;
						reg = <0x1878>;
						phandle = <0x107>;
					};

					mcasp6_ahclkx_mux@1904 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x3d 0x3e 0x3f 0x40 0x41 0x42 0x43 0x44 0x45 0x46 0x47 0x48 0x49 0x4a>;
						ti,bit-shift = <0x18>;
						reg = <0x1904>;
						phandle = <0x10a>;
					};

					mcasp6_aux_gfclk_mux@1904 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x4b 0x4c 0x4d 0x4e>;
						ti,bit-shift = <0x16>;
						reg = <0x1904>;
						phandle = <0x109>;
					};

					mcasp7_ahclkx_mux@1908 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x3d 0x3e 0x3f 0x40 0x41 0x42 0x43 0x44 0x45 0x46 0x47 0x48 0x49 0x4a>;
						ti,bit-shift = <0x18>;
						reg = <0x1908>;
						phandle = <0x10c>;
					};

					mcasp7_aux_gfclk_mux@1908 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x4b 0x4c 0x4d 0x4e>;
						ti,bit-shift = <0x16>;
						reg = <0x1908>;
						phandle = <0x10b>;
					};

					mcasp8_ahclkx_mux@1890 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x3d 0x3e 0x3f 0x40 0x41 0x42 0x43 0x44 0x45 0x46 0x47 0x48 0x49 0x4a>;
						ti,bit-shift = <0x16>;
						reg = <0x1890>;
						phandle = <0x10e>;
					};

					mcasp8_aux_gfclk_mux@1890 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x4b 0x4c 0x4d 0x4e>;
						ti,bit-shift = <0x18>;
						reg = <0x1890>;
						phandle = <0x10d>;
					};

					mmc1_fclk_mux@1328 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x78 0x57>;
						ti,bit-shift = <0x18>;
						reg = <0x1328>;
						phandle = <0x79>;
					};

					mmc1_fclk_div@1328 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x79>;
						ti,bit-shift = <0x19>;
						ti,max-div = <0x4>;
						reg = <0x1328>;
						ti,index-power-of-two;
						phandle = <0x168>;
					};

					mmc2_fclk_mux@1330 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x78 0x57>;
						ti,bit-shift = <0x18>;
						reg = <0x1330>;
						phandle = <0x7a>;
					};

					mmc2_fclk_div@1330 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x7a>;
						ti,bit-shift = <0x19>;
						ti,max-div = <0x4>;
						reg = <0x1330>;
						ti,index-power-of-two;
						phandle = <0x169>;
					};

					mmc3_gfclk_mux@1820 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x56 0x57>;
						ti,bit-shift = <0x18>;
						reg = <0x1820>;
						phandle = <0x7b>;
					};

					mmc3_gfclk_div@1820 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x7b>;
						ti,bit-shift = <0x19>;
						ti,max-div = <0x4>;
						reg = <0x1820>;
						ti,index-power-of-two;
						phandle = <0x16a>;
					};

					mmc4_gfclk_mux@1828 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x56 0x57>;
						ti,bit-shift = <0x18>;
						reg = <0x1828>;
						phandle = <0x7c>;
					};

					mmc4_gfclk_div@1828 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x7c>;
						ti,bit-shift = <0x19>;
						ti,max-div = <0x4>;
						reg = <0x1828>;
						ti,index-power-of-two;
						phandle = <0x16b>;
					};

					qspi_gfclk_mux@1838 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x78 0x7d>;
						ti,bit-shift = <0x18>;
						reg = <0x1838>;
						phandle = <0x7e>;
					};

					qspi_gfclk_div@1838 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x7e>;
						ti,bit-shift = <0x19>;
						ti,max-div = <0x4>;
						reg = <0x1838>;
						ti,index-power-of-two;
						phandle = <0xe7>;
					};

					timer10_gfclk_mux@1728 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x4f 0x50 0x44 0x45 0x46 0x47 0x48 0x51 0x52 0x53 0x54>;
						ti,bit-shift = <0x18>;
						reg = <0x1728>;
						phandle = <0x16c>;
					};

					timer11_gfclk_mux@1730 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x4f 0x50 0x44 0x45 0x46 0x47 0x48 0x51 0x52 0x53 0x54>;
						ti,bit-shift = <0x18>;
						reg = <0x1730>;
						phandle = <0x16d>;
					};

					timer13_gfclk_mux@17c8 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x4f 0x50 0x44 0x45 0x46 0x47 0x48 0x51 0x52 0x53 0x54>;
						ti,bit-shift = <0x18>;
						reg = <0x17c8>;
						phandle = <0x16e>;
					};

					timer14_gfclk_mux@17d0 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x4f 0x50 0x44 0x45 0x46 0x47 0x48 0x51 0x52 0x53 0x54>;
						ti,bit-shift = <0x18>;
						reg = <0x17d0>;
						phandle = <0x16f>;
					};

					timer15_gfclk_mux@17d8 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x4f 0x50 0x44 0x45 0x46 0x47 0x48 0x51 0x52 0x53 0x54>;
						ti,bit-shift = <0x18>;
						reg = <0x17d8>;
						phandle = <0x170>;
					};

					timer16_gfclk_mux@1830 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x4f 0x50 0x44 0x45 0x46 0x47 0x48 0x51 0x52 0x53 0x54>;
						ti,bit-shift = <0x18>;
						reg = <0x1830>;
						assigned-clocks = <0x7f>;
						assigned-clock-parents = <0x51>;
						phandle = <0x7f>;
					};

					timer2_gfclk_mux@1738 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x4f 0x50 0x44 0x45 0x46 0x47 0x48 0x51 0x52 0x53 0x54>;
						ti,bit-shift = <0x18>;
						reg = <0x1738>;
						phandle = <0x171>;
					};

					timer3_gfclk_mux@1740 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x4f 0x50 0x44 0x45 0x46 0x47 0x48 0x51 0x52 0x53 0x54>;
						ti,bit-shift = <0x18>;
						reg = <0x1740>;
						phandle = <0x172>;
					};

					timer4_gfclk_mux@1748 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x4f 0x50 0x44 0x45 0x46 0x47 0x48 0x51 0x52 0x53 0x54>;
						ti,bit-shift = <0x18>;
						reg = <0x1748>;
						phandle = <0x173>;
					};

					timer9_gfclk_mux@1750 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x4f 0x50 0x44 0x45 0x46 0x47 0x48 0x51 0x52 0x53 0x54>;
						ti,bit-shift = <0x18>;
						reg = <0x1750>;
						phandle = <0x174>;
					};

					uart1_gfclk_mux@1840 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x56 0x57>;
						ti,bit-shift = <0x18>;
						reg = <0x1840>;
						phandle = <0x175>;
					};

					uart2_gfclk_mux@1848 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x56 0x57>;
						ti,bit-shift = <0x18>;
						reg = <0x1848>;
						phandle = <0x176>;
					};

					uart3_gfclk_mux@1850 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x56 0x57>;
						ti,bit-shift = <0x18>;
						reg = <0x1850>;
						phandle = <0x177>;
					};

					uart4_gfclk_mux@1858 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x56 0x57>;
						ti,bit-shift = <0x18>;
						reg = <0x1858>;
						phandle = <0x178>;
					};

					uart5_gfclk_mux@1870 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x56 0x57>;
						ti,bit-shift = <0x18>;
						reg = <0x1870>;
						phandle = <0x179>;
					};

					uart7_gfclk_mux@18d0 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x56 0x57>;
						ti,bit-shift = <0x18>;
						reg = <0x18d0>;
						phandle = <0x17a>;
					};

					uart8_gfclk_mux@18e0 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x56 0x57>;
						ti,bit-shift = <0x18>;
						reg = <0x18e0>;
						phandle = <0x17b>;
					};

					uart9_gfclk_mux@18e8 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x56 0x57>;
						ti,bit-shift = <0x18>;
						reg = <0x18e8>;
						phandle = <0x17c>;
					};

					vip1_gclk_mux@1020 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x9 0x80>;
						ti,bit-shift = <0x18>;
						reg = <0x1020>;
						phandle = <0x17d>;
					};

					vip2_gclk_mux@1028 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x9 0x80>;
						ti,bit-shift = <0x18>;
						reg = <0x1028>;
						phandle = <0x17e>;
					};

					vip3_gclk_mux@1030 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x9 0x80>;
						ti,bit-shift = <0x18>;
						reg = <0x1030>;
						phandle = <0x17f>;
					};
				};

				clockdomains {
					phandle = <0x180>;

					coreaon_clkdm {
						compatible = "ti,clockdomain";
						clocks = <0x64>;
						phandle = <0x181>;
					};
				};
			};
		};

		l4@4ae00000 {
			compatible = "ti,dra7-l4-wkup", "simple-bus";
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges = <0x0 0x4ae00000 0x3f000>;
			phandle = <0x182>;

			counter@4000 {
				compatible = "ti,omap-counter32k";
				reg = <0x4000 0x40>;
				ti,hwmods = "counter_32k";
				phandle = <0x183>;
			};

			prm@6000 {
				compatible = "ti,dra7-prm";
				reg = <0x6000 0x3000>;
				interrupts = <0x0 0x6 0x4>;
				phandle = <0x184>;

				clocks {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					phandle = <0x185>;

					sys_clkin1@110 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x81 0x82 0x83 0x84 0x85 0x86 0x87>;
						reg = <0x110>;
						ti,index-starts-at-one;
						phandle = <0x10>;
					};

					abe_dpll_sys_clk_mux@118 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x10 0x44>;
						reg = <0x118>;
						phandle = <0x88>;
					};

					abe_dpll_bypass_clk_mux@114 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x88 0x50>;
						reg = <0x114>;
						phandle = <0x12>;
					};

					abe_dpll_clk_mux@10c {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x88 0x50>;
						reg = <0x10c>;
						phandle = <0x11>;
					};

					abe_24m_fclk@11c {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x15>;
						reg = <0x11c>;
						ti,dividers = <0x8 0x10>;
						phandle = <0x3d>;
					};

					aess_fclk@178 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x89>;
						reg = <0x178>;
						ti,max-div = <0x2>;
						phandle = <0x8a>;
					};

					abe_giclk_div@174 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x8a>;
						reg = <0x174>;
						ti,max-div = <0x2>;
						phandle = <0x51>;
					};

					abe_lp_clk_div@1d8 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x15>;
						reg = <0x1d8>;
						ti,dividers = <0x10 0x20>;
						phandle = <0xa9>;
					};

					abe_sys_clk_div@120 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x10>;
						reg = <0x120>;
						ti,max-div = <0x2>;
						phandle = <0x3e>;
					};

					adc_gfclk_mux@1dc {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x10 0x44 0x50>;
						reg = <0x1dc>;
						phandle = <0x186>;
					};

					sys_clk1_dclk_div@1c8 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x10>;
						ti,max-div = <0x40>;
						reg = <0x1c8>;
						ti,index-power-of-two;
						phandle = <0x92>;
					};

					sys_clk2_dclk_div@1cc {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x44>;
						ti,max-div = <0x40>;
						reg = <0x1cc>;
						ti,index-power-of-two;
						phandle = <0x93>;
					};

					per_abe_x1_dclk_div@1bc {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x6f>;
						ti,max-div = <0x40>;
						reg = <0x1bc>;
						ti,index-power-of-two;
						phandle = <0x94>;
					};

					dsp_gclk_div@18c {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x20>;
						ti,max-div = <0x40>;
						reg = <0x18c>;
						ti,index-power-of-two;
						phandle = <0x96>;
					};

					gpu_dclk@1a0 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x27>;
						ti,max-div = <0x40>;
						reg = <0x1a0>;
						ti,index-power-of-two;
						phandle = <0x98>;
					};

					emif_phy_dclk_div@190 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x8b>;
						ti,max-div = <0x40>;
						reg = <0x190>;
						ti,index-power-of-two;
						phandle = <0x9a>;
					};

					gmac_250m_dclk_div@19c {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x8c>;
						ti,max-div = <0x40>;
						reg = <0x19c>;
						ti,index-power-of-two;
						phandle = <0x8d>;
					};

					gmac_main_clk {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x8d>;
						clock-mult = <0x1>;
						clock-div = <0x2>;
						phandle = <0x10f>;
					};

					l3init_480m_dclk_div@1ac {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x67>;
						ti,max-div = <0x40>;
						reg = <0x1ac>;
						ti,index-power-of-two;
						phandle = <0x9f>;
					};

					usb_otg_dclk_div@184 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x8e>;
						ti,max-div = <0x40>;
						reg = <0x184>;
						ti,index-power-of-two;
						phandle = <0xa0>;
					};

					sata_dclk_div@1c0 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x10>;
						ti,max-div = <0x40>;
						reg = <0x1c0>;
						ti,index-power-of-two;
						phandle = <0xa1>;
					};

					pcie2_dclk_div@1b8 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x8f>;
						ti,max-div = <0x40>;
						reg = <0x1b8>;
						ti,index-power-of-two;
						phandle = <0xa2>;
					};

					pcie_dclk_div@1b4 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x90>;
						ti,max-div = <0x40>;
						reg = <0x1b4>;
						ti,index-power-of-two;
						phandle = <0xa3>;
					};

					emu_dclk_div@194 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x10>;
						ti,max-div = <0x40>;
						reg = <0x194>;
						ti,index-power-of-two;
						phandle = <0xa4>;
					};

					secure_32k_dclk_div@1c4 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x91>;
						ti,max-div = <0x40>;
						reg = <0x1c4>;
						ti,index-power-of-two;
						phandle = <0xa5>;
					};

					clkoutmux0_clk_mux@158 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x92 0x93 0x94 0x95 0x96 0x97 0x98 0x99 0x9a 0x8d 0x9b 0x9c 0x9d 0x9e 0x9f 0xa0 0xa1 0xa2 0xa3 0xa4 0xa5 0xa6>;
						reg = <0x158>;
						phandle = <0x55>;
					};

					clkoutmux1_clk_mux@15c {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x92 0x93 0x94 0x95 0x96 0x97 0x98 0x99 0x9a 0x8d 0x9b 0x9c 0x9d 0x9e 0x9f 0xa0 0xa1 0xa2 0xa3 0xa4 0xa5 0xa6>;
						reg = <0x15c>;
						phandle = <0x187>;
					};

					clkoutmux2_clk_mux@160 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x92 0x93 0x94 0x95 0x96 0x97 0x98 0x99 0x9a 0x8d 0x9b 0x9c 0x9d 0x9e 0x9f 0xa0 0xa1 0xa2 0xa3 0xa4 0xa5 0xa6>;
						reg = <0x160>;
						phandle = <0x68>;
					};

					custefuse_sys_gfclk_div {
						#clock-cells = <0x0>;
						compatible = "fixed-factor-clock";
						clocks = <0x10>;
						clock-mult = <0x1>;
						clock-div = <0x2>;
						phandle = <0x188>;
					};

					eve_clk@180 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x33 0x36>;
						reg = <0x180>;
						phandle = <0x189>;
					};

					hdmi_dpll_clk_mux@164 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x10 0x44>;
						reg = <0x164>;
						phandle = <0x6b>;
					};

					mlb_clk@134 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0xa7>;
						ti,max-div = <0x40>;
						reg = <0x134>;
						ti,index-power-of-two;
						phandle = <0x49>;
					};

					mlbp_clk@130 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0xa8>;
						ti,max-div = <0x40>;
						reg = <0x130>;
						ti,index-power-of-two;
						phandle = <0x4a>;
					};

					per_abe_x1_gfclk2_div@138 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x6f>;
						ti,max-div = <0x40>;
						reg = <0x138>;
						ti,index-power-of-two;
						phandle = <0x4b>;
					};

					timer_sys_clk_div@144 {
						#clock-cells = <0x0>;
						compatible = "ti,divider-clock";
						clocks = <0x10>;
						reg = <0x144>;
						ti,max-div = <0x2>;
						phandle = <0x4f>;
					};

					video1_dpll_clk_mux@168 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x10 0x44>;
						reg = <0x168>;
						phandle = <0x6c>;
					};

					video2_dpll_clk_mux@16c {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x10 0x44>;
						reg = <0x16c>;
						phandle = <0x6d>;
					};

					wkupaon_iclk_mux@108 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x10 0xa9>;
						reg = <0x108>;
						phandle = <0x76>;
					};

					gpio1_dbclk@1838 {
						#clock-cells = <0x0>;
						compatible = "ti,gate-clock";
						clocks = <0x50>;
						ti,bit-shift = <0x8>;
						reg = <0x1838>;
						phandle = <0x18a>;
					};

					dcan1_sys_clk_mux@1888 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x10 0x44>;
						ti,bit-shift = <0x18>;
						reg = <0x1888>;
						phandle = <0x114>;
					};

					timer1_gfclk_mux@1840 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x4f 0x50 0x44 0x45 0x46 0x47 0x48 0x51 0x52 0x53 0x54>;
						ti,bit-shift = <0x18>;
						reg = <0x1840>;
						phandle = <0x18b>;
					};

					uart10_gfclk_mux@1880 {
						#clock-cells = <0x0>;
						compatible = "ti,mux-clock";
						clocks = <0x56 0x57>;
						ti,bit-shift = <0x18>;
						reg = <0x1880>;
						phandle = <0x18c>;
					};
				};

				clockdomains {
					phandle = <0x18d>;
				};
			};

			scm_conf@c000 {
				compatible = "syscon";
				reg = <0xc000 0x1000>;
				phandle = <0x6>;
			};
		};

		axi@0 {
			compatible = "simple-bus";
			#size-cells = <0x1>;
			#address-cells = <0x1>;
			ranges = <0x51000000 0x51000000 0x3000 0x0 0x20000000 0x10000000>;

			pcie@51000000 {
				compatible = "ti,dra726-pcie-rc", "ti,dra7-pcie";
				reg = <0x51000000 0x2000 0x51002000 0x14c 0x1000 0x2000>;
				reg-names = "rc_dbics", "ti_conf", "config";
				interrupts = <0x0 0xe8 0x4 0x0 0xe9 0x4>;
				#address-cells = <0x3>;
				#size-cells = <0x2>;
				device_type = "pci";
				ranges = <0x81000000 0x0 0x0 0x3000 0x0 0x10000 0x82000000 0x0 0x20013000 0x13000 0x0 0xffed000>;
				bus-range = <0x0 0xff>;
				#interrupt-cells = <0x1>;
				num-lanes = <0x1>;
				linux,pci-domain = <0x0>;
				ti,hwmods = "pcie1";
				phys = <0xaa>;
				phy-names = "pcie-phy0";
				ti,syscon-conf = <0x8>;
				ti,syscon-pcie = <0xab>;
				interrupt-map-mask = <0x0 0x0 0x0 0x7>;
				interrupt-map = <0x0 0x0 0x0 0x1 0xac 0x1 0x0 0x0 0x0 0x2 0xac 0x2 0x0 0x0 0x0 0x3 0xac 0x3 0x0 0x0 0x0 0x4 0xac 0x4>;
				ti,syscon-unaligned-access = <0xad 0x14 0x1>;
				status = "disabled";
				phandle = <0x18e>;

				interrupt-controller {
					interrupt-controller;
					#address-cells = <0x0>;
					#interrupt-cells = <0x1>;
					phandle = <0xac>;
				};
			};

			pcie_ep@51000000 {
				compatible = "ti,dra726-pcie-ep", "ti,dra7-pcie-ep";
				reg = <0x51000000 0x28 0x51002000 0x14c 0x51001000 0x28 0x1000 0x10000000>;
				reg-names = "ep_dbics", "ti_conf", "ep_dbics2", "addr_space";
				interrupts = <0x0 0xe8 0x4>;
				num-lanes = <0x1>;
				num-ib-windows = <0x4>;
				num-ob-windows = <0x10>;
				ti,hwmods = "pcie1";
				phys = <0xaa>;
				phy-names = "pcie-phy0";
				ti,syscon-unaligned-access = <0xad 0x14 0x1>;
				ti,syscon-conf = <0x8>;
				ti,syscon-pcie = <0xab>;
				status = "disabled";
				phandle = <0x18f>;
			};
		};

		axi@1 {
			compatible = "simple-bus";
			#size-cells = <0x1>;
			#address-cells = <0x1>;
			ranges = <0x51800000 0x51800000 0x3000 0x0 0x30000000 0x10000000>;
			status = "disabled";

			pcie@51800000 {
				compatible = "ti,dra726-pcie-rc", "ti,dra7-pcie";
				reg = <0x51800000 0x2000 0x51802000 0x14c 0x1000 0x2000>;
				reg-names = "rc_dbics", "ti_conf", "config";
				interrupts = <0x0 0x163 0x4 0x0 0x164 0x4>;
				#address-cells = <0x3>;
				#size-cells = <0x2>;
				device_type = "pci";
				ranges = <0x81000000 0x0 0x0 0x3000 0x0 0x10000 0x82000000 0x0 0x30013000 0x13000 0x0 0xffed000>;
				bus-range = <0x0 0xff>;
				#interrupt-cells = <0x1>;
				num-lanes = <0x1>;
				linux,pci-domain = <0x1>;
				ti,hwmods = "pcie2";
				phys = <0xae>;
				phy-names = "pcie-phy0";
				interrupt-map-mask = <0x0 0x0 0x0 0x7>;
				interrupt-map = <0x0 0x0 0x0 0x1 0xaf 0x1 0x0 0x0 0x0 0x2 0xaf 0x2 0x0 0x0 0x0 0x3 0xaf 0x3 0x0 0x0 0x0 0x4 0xaf 0x4>;
				ti,syscon-unaligned-access = <0xad 0x14 0x2>;
				phandle = <0x190>;

				interrupt-controller {
					interrupt-controller;
					#address-cells = <0x0>;
					#interrupt-cells = <0x1>;
					phandle = <0xaf>;
				};
			};
		};

		ocmcram@40300000 {
			compatible = "mmio-sram";
			reg = <0x40300000 0x80000>;
			ranges = <0x0 0x40300000 0x80000>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			phandle = <0x111>;

			sram-hs@0 {
				compatible = "ti,secure-ram";
				reg = <0x0 0x0>;
			};
		};

		ocmcram@40400000 {
			status = "disabled";
			compatible = "mmio-sram";
			reg = <0x40400000 0x100000>;
			ranges = <0x0 0x40400000 0x100000>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			phandle = <0x191>;
		};

		ocmcram@40500000 {
			status = "disabled";
			compatible = "mmio-sram";
			reg = <0x40500000 0x100000>;
			ranges = <0x0 0x40500000 0x100000>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			phandle = <0x192>;
		};

		bandgap@4a0021e0 {
			reg = <0x4a0021e0 0xc 0x4a00232c 0xc 0x4a002380 0x2c 0x4a0023c0 0x3c 0x4a002564 0x8 0x4a002574 0x50>;
			compatible = "ti,dra752-bandgap";
			interrupts = <0x0 0x79 0x4>;
			#thermal-sensor-cells = <0x1>;
			phandle = <0x126>;
		};

		dsp_system@40d00000 {
			compatible = "syscon";
			reg = <0x40d00000 0x100>;
			phandle = <0xe3>;
		};

		padconf@4844a000 {
			compatible = "ti,dra7-iodelay";
			reg = <0x4844a000 0xd1c>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			#pinctrl-cells = <0x2>;
			phandle = <0x193>;

			mmc1_iodelay_ddr50_conf {
				pinctrl-pin-array = <0x618 0x24c 0x0 0x624 0x3e8 0x0 0x630 0x55f 0x0 0x63c 0x3e8 0x0 0x648 0x3e8 0x0 0x654 0x3e8 0x0 0x620 0x4ce 0x0 0x62c 0x0 0x0 0x638 0x38 0x0 0x644 0x4c 0x0 0x650 0x5b 0x0 0x65c 0x63 0x0 0x628 0x0 0x0 0x634 0x0 0x0 0x640 0x0 0x0 0x64c 0x0 0x0 0x658 0x0 0x0>;
				phandle = <0xdb>;
			};

			mmc1_iodelay_sdr104_rev10_conf {
				pinctrl-pin-array = <0x620 0x230 0x16d 0x62c 0x0 0x0 0x638 0x1d 0x0 0x644 0x0 0x0 0x650 0x2f 0x0 0x65c 0x1e 0x0 0x628 0x7d 0x0 0x634 0x2b 0x0 0x640 0x1b1 0x0 0x64c 0x11f 0x0 0x658 0x15f 0x0>;
				phandle = <0x194>;
			};

			mmc1_iodelay_sdr104_rev20_conf {
				pinctrl-pin-array = <0x620 0x208 0x140 0x62c 0x0 0x0 0x638 0x28 0x0 0x644 0x53 0x0 0x650 0x62 0x0 0x65c 0x6a 0x0 0x628 0x33 0x0 0x634 0x0 0x0 0x640 0x16b 0x0 0x64c 0xc7 0x0 0x658 0x111 0x0>;
				phandle = <0xdd>;
			};

			mmc2_iodelay_ddr_conf {
				pinctrl-pin-array = <0x18c 0x0 0x0 0x1a4 0x77 0x0 0x1b0 0x0 0x0 0x1bc 0x12 0x0 0x1c8 0x37e 0x0 0x1d4 0x1e 0x0 0x1e0 0x0 0x0 0x1ec 0x17 0x0 0x1f8 0x0 0x0 0x360 0x0 0x0 0x194 0x98 0x0 0x1ac 0xce 0x0 0x1b8 0x4e 0x0 0x1c4 0x2 0x0 0x1d0 0x10a 0x0 0x1dc 0x0 0x0 0x1e8 0x0 0x0 0x1f4 0x2b 0x0 0x200 0x0 0x0 0x368 0x0 0x0 0x190 0x0 0x0 0x1a8 0x0 0x0 0x1b4 0x0 0x0 0x1c0 0x0 0x0 0x1d8 0x0 0x0 0x1e4 0x0 0x0 0x1f0 0x0 0x0 0x1fc 0x0 0x0 0x364 0x0 0x0>;
				phandle = <0xe2>;
			};

			mmc2_iodelay_hs200_rev10_conf {
				pinctrl-pin-array = <0x194 0x96 0x5f 0x1ac 0xfa 0x0 0x1b8 0x7d 0x0 0x1c4 0x64 0x0 0x1d0 0x366 0x19f 0x1dc 0x1e 0x0 0x1e8 0xc8 0x0 0x1f4 0xc8 0x0 0x200 0x0 0x0 0x368 0xf0 0x0 0x190 0x2b7 0x0 0x1a8 0x39c 0x0 0x1b4 0x2cf 0x0 0x1c0 0x338 0x0 0x1d8 0x36d 0x0 0x1e4 0x1be 0x0 0x1f0 0x34f 0x0 0x1fc 0x24a 0x0 0x364 0x40f 0x0>;
				phandle = <0x195>;
			};

			mmc2_iodelay_hs200_rev20_conf {
				pinctrl-pin-array = <0x194 0x11d 0x0 0x1ac 0xbd 0x0 0x1b8 0x0 0x78 0x1c4 0x0 0x46 0x1d0 0x2da 0x168 0x1dc 0x0 0x0 0x1e8 0x0 0x0 0x1f4 0x46 0x0 0x200 0x0 0x0 0x368 0x0 0x78 0x190 0x0 0x0 0x1a8 0xe7 0x0 0x1b4 0x27 0x0 0x1c0 0x5b 0x0 0x1d8 0xb0 0x0 0x1e4 0x0 0x0 0x1f0 0x65 0x0 0x1fc 0x0 0x0 0x364 0x168 0x0>;
				phandle = <0x196>;
			};
		};

		dma-controller@4a056000 {
			compatible = "ti,omap4430-sdma";
			reg = <0x4a056000 0x1000>;
			interrupts = <0x0 0x7 0x4 0x0 0x8 0x4 0x0 0x9 0x4 0x0 0xa 0x4>;
			#dma-cells = <0x1>;
			dma-channels = <0x20>;
			dma-requests = <0x7f>;
			phandle = <0xd>;
		};

		edma@43300000 {
			compatible = "ti,edma3-tpcc";
			ti,hwmods = "tpcc";
			reg = <0x43300000 0x100000>;
			reg-names = "edma3_cc";
			interrupts = <0x0 0x169 0x4 0x0 0x168 0x4 0x0 0x167 0x4>;
			interrupt-names = "edma3_ccint", "edma3_mperr", "edma3_ccerrint";
			dma-requests = <0x40>;
			#dma-cells = <0x2>;
			ti,tptcs = <0xb0 0x7 0xb1 0x0>;
			phandle = <0xe>;
		};

		tptc@43400000 {
			compatible = "ti,edma3-tptc";
			ti,hwmods = "tptc0";
			reg = <0x43400000 0x100000>;
			interrupts = <0x0 0x172 0x4>;
			interrupt-names = "edma3_tcerrint";
			phandle = <0xb0>;
		};

		tptc@43500000 {
			compatible = "ti,edma3-tptc";
			ti,hwmods = "tptc1";
			reg = <0x43500000 0x100000>;
			interrupts = <0x0 0x173 0x4>;
			interrupt-names = "edma3_tcerrint";
			phandle = <0xb1>;
		};

		gpio@4ae10000 {
			compatible = "ti,omap4-gpio";
			reg = <0x4ae10000 0x200>;
			interrupts = <0x0 0x18 0x4>;
			ti,hwmods = "gpio1";
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x197>;
		};

		gpio@48055000 {
			compatible = "ti,omap4-gpio";
			reg = <0x48055000 0x200>;
			interrupts = <0x0 0x19 0x4>;
			ti,hwmods = "gpio2";
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x198>;
		};

		gpio@48057000 {
			compatible = "ti,omap4-gpio";
			reg = <0x48057000 0x200>;
			interrupts = <0x0 0x1a 0x4>;
			ti,hwmods = "gpio3";
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x12b>;
		};

		gpio@48059000 {
			compatible = "ti,omap4-gpio";
			reg = <0x48059000 0x200>;
			interrupts = <0x0 0x1b 0x4>;
			ti,hwmods = "gpio4";
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x112>;
		};

		gpio@4805b000 {
			compatible = "ti,omap4-gpio";
			reg = <0x4805b000 0x200>;
			interrupts = <0x0 0x1c 0x4>;
			ti,hwmods = "gpio5";
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x132>;
		};

		gpio@4805d000 {
			compatible = "ti,omap4-gpio";
			reg = <0x4805d000 0x200>;
			interrupts = <0x0 0x1d 0x4>;
			ti,hwmods = "gpio6";
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0xd5>;
		};

		gpio@48051000 {
			compatible = "ti,omap4-gpio";
			reg = <0x48051000 0x200>;
			interrupts = <0x0 0x1e 0x4>;
			ti,hwmods = "gpio7";
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0xc8>;
		};

		gpio@48053000 {
			compatible = "ti,omap4-gpio";
			reg = <0x48053000 0x200>;
			interrupts = <0x0 0x74 0x4>;
			ti,hwmods = "gpio8";
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x199>;
		};

		serial@4806a000 {
			compatible = "ti,dra742-uart", "ti,omap4-uart";
			reg = <0x4806a000 0x100>;
			interrupts-extended = <0x1 0x0 0x43 0x4>;
			ti,hwmods = "uart1";
			clock-frequency = <0x2dc6c00>;
			status = "okay";
			dmas = <0xb2 0x31 0xb2 0x32>;
			dma-names = "tx", "rx";
			rs485-rts-delay = <0x0 0x0>;
			linux,rs485-enabled-at-boot-time;
			rs485-rts-active-low;
			phandle = <0x19a>;
		};

		serial@4806c000 {
			compatible = "ti,dra742-uart", "ti,omap4-uart";
			reg = <0x4806c000 0x100>;
			interrupts = <0x0 0x44 0x4>;
			ti,hwmods = "uart2";
			clock-frequency = <0x2dc6c00>;
			status = "disabled";
			dmas = <0xb2 0x33 0xb2 0x34>;
			dma-names = "tx", "rx";
			phandle = <0x19b>;
		};

		serial@48020000 {
			compatible = "ti,dra742-uart", "ti,omap4-uart";
			reg = <0x48020000 0x100>;
			interrupts = <0x0 0x45 0x4>;
			ti,hwmods = "uart3";
			clock-frequency = <0x2dc6c00>;
			status = "okay";
			dmas = <0xb2 0x35 0xb2 0x36>;
			dma-names = "tx", "rx";
			phandle = <0x19c>;
		};

		serial@4806e000 {
			compatible = "ti,dra742-uart", "ti,omap4-uart";
			reg = <0x4806e000 0x100>;
			interrupts = <0x0 0x41 0x4>;
			ti,hwmods = "uart4";
			clock-frequency = <0x2dc6c00>;
			status = "disabled";
			dmas = <0xb2 0x37 0xb2 0x38>;
			dma-names = "tx", "rx";
			phandle = <0x19d>;
		};

		serial@48066000 {
			compatible = "ti,dra742-uart", "ti,omap4-uart";
			reg = <0x48066000 0x100>;
			interrupts = <0x0 0x64 0x4>;
			ti,hwmods = "uart5";
			clock-frequency = <0x2dc6c00>;
			status = "disabled";
			dmas = <0xb2 0x3f 0xb2 0x40>;
			dma-names = "tx", "rx";
			phandle = <0x19e>;
		};

		serial@48068000 {
			compatible = "ti,dra742-uart", "ti,omap4-uart";
			reg = <0x48068000 0x100>;
			interrupts = <0x0 0x65 0x4>;
			ti,hwmods = "uart6";
			clock-frequency = <0x2dc6c00>;
			status = "okay";
			dmas = <0xb2 0x4f 0xb2 0x50>;
			dma-names = "tx", "rx";
			rs485-rts-delay = <0x0 0x0>;
			linux,rs485-enabled-at-boot-time;
			rs485-rts-active-low;
			phandle = <0x19f>;
		};

		serial@48420000 {
			compatible = "ti,dra742-uart", "ti,omap4-uart";
			reg = <0x48420000 0x100>;
			interrupts = <0x0 0xda 0x4>;
			ti,hwmods = "uart7";
			clock-frequency = <0x2dc6c00>;
			status = "disabled";
			phandle = <0x1a0>;
		};

		serial@48422000 {
			compatible = "ti,dra742-uart", "ti,omap4-uart";
			reg = <0x48422000 0x100>;
			interrupts = <0x0 0xdb 0x4>;
			ti,hwmods = "uart8";
			clock-frequency = <0x2dc6c00>;
			status = "disabled";
			phandle = <0x1a1>;
		};

		serial@48424000 {
			compatible = "ti,dra742-uart", "ti,omap4-uart";
			reg = <0x48424000 0x100>;
			interrupts = <0x0 0xdc 0x4>;
			ti,hwmods = "uart9";
			clock-frequency = <0x2dc6c00>;
			status = "disabled";
			phandle = <0x1a2>;
		};

		serial@4ae2b000 {
			compatible = "ti,dra742-uart", "ti,omap4-uart";
			reg = <0x4ae2b000 0x100>;
			interrupts = <0x0 0xdd 0x4>;
			ti,hwmods = "uart10";
			clock-frequency = <0x2dc6c00>;
			status = "disabled";
			phandle = <0x1a3>;
		};

		mailbox@4a0f4000 {
			compatible = "ti,omap4-mailbox";
			reg = <0x4a0f4000 0x200>;
			interrupts = <0x0 0x15 0x4 0x0 0x87 0x4 0x0 0x86 0x4>;
			ti,hwmods = "mailbox1";
			#mbox-cells = <0x1>;
			ti,mbox-num-users = <0x3>;
			ti,mbox-num-fifos = <0x8>;
			status = "disabled";
			phandle = <0x1a4>;
		};

		mailbox@4883a000 {
			compatible = "ti,omap4-mailbox";
			reg = <0x4883a000 0x200>;
			interrupts = <0x0 0xed 0x4 0x0 0xee 0x4 0x0 0xef 0x4 0x0 0xf0 0x4>;
			ti,hwmods = "mailbox2";
			#mbox-cells = <0x1>;
			ti,mbox-num-users = <0x4>;
			ti,mbox-num-fifos = <0xc>;
			status = "disabled";
			phandle = <0x1a5>;
		};

		mailbox@4883c000 {
			compatible = "ti,omap4-mailbox";
			reg = <0x4883c000 0x200>;
			interrupts = <0x0 0xf1 0x4 0x0 0xf2 0x4 0x0 0xf3 0x4 0x0 0xf4 0x4>;
			ti,hwmods = "mailbox3";
			#mbox-cells = <0x1>;
			ti,mbox-num-users = <0x4>;
			ti,mbox-num-fifos = <0xc>;
			status = "disabled";
			phandle = <0x1a6>;
		};

		mailbox@4883e000 {
			compatible = "ti,omap4-mailbox";
			reg = <0x4883e000 0x200>;
			interrupts = <0x0 0xf5 0x4 0x0 0xf6 0x4 0x0 0xf7 0x4 0x0 0xf8 0x4>;
			ti,hwmods = "mailbox4";
			#mbox-cells = <0x1>;
			ti,mbox-num-users = <0x4>;
			ti,mbox-num-fifos = <0xc>;
			status = "disabled";
			phandle = <0x1a7>;
		};

		mailbox@48840000 {
			compatible = "ti,omap4-mailbox";
			reg = <0x48840000 0x200>;
			interrupts = <0x0 0xf9 0x4 0x0 0xfa 0x4 0x0 0xfb 0x4 0x0 0xfc 0x4>;
			ti,hwmods = "mailbox5";
			#mbox-cells = <0x1>;
			ti,mbox-num-users = <0x4>;
			ti,mbox-num-fifos = <0xc>;
			status = "okay";
			phandle = <0xb4>;

			mbox_ipu1_ipc3x {
				ti,mbox-tx = <0x6 0x2 0x2>;
				ti,mbox-rx = <0x4 0x2 0x2>;
				status = "okay";
				phandle = <0xb5>;
			};

			mbox_dsp1_ipc3x {
				ti,mbox-tx = <0x5 0x2 0x2>;
				ti,mbox-rx = <0x1 0x2 0x2>;
				status = "okay";
				phandle = <0xc4>;
			};
		};

		mailbox@48842000 {
			compatible = "ti,omap4-mailbox";
			reg = <0x48842000 0x200>;
			interrupts = <0x0 0xfd 0x4 0x0 0xfe 0x4 0x0 0xff 0x4 0x0 0x100 0x4>;
			ti,hwmods = "mailbox6";
			#mbox-cells = <0x1>;
			ti,mbox-num-users = <0x4>;
			ti,mbox-num-fifos = <0xc>;
			status = "okay";
			phandle = <0xbc>;

			mbox_ipu2_ipc3x {
				ti,mbox-tx = <0x6 0x2 0x2>;
				ti,mbox-rx = <0x4 0x2 0x2>;
				status = "okay";
				phandle = <0xbd>;
			};
		};

		mailbox@48844000 {
			compatible = "ti,omap4-mailbox";
			reg = <0x48844000 0x200>;
			interrupts = <0x0 0x101 0x4 0x0 0x102 0x4 0x0 0x103 0x4 0x0 0x104 0x4>;
			ti,hwmods = "mailbox7";
			#mbox-cells = <0x1>;
			ti,mbox-num-users = <0x4>;
			ti,mbox-num-fifos = <0xc>;
			status = "disabled";
			phandle = <0x1a8>;
		};

		mailbox@48846000 {
			compatible = "ti,omap4-mailbox";
			reg = <0x48846000 0x200>;
			interrupts = <0x0 0x105 0x4 0x0 0x106 0x4 0x0 0x107 0x4 0x0 0x108 0x4>;
			ti,hwmods = "mailbox8";
			#mbox-cells = <0x1>;
			ti,mbox-num-users = <0x4>;
			ti,mbox-num-fifos = <0xc>;
			status = "disabled";
			phandle = <0x1a9>;
		};

		mailbox@4885e000 {
			compatible = "ti,omap4-mailbox";
			reg = <0x4885e000 0x200>;
			interrupts = <0x0 0x109 0x4 0x0 0x10a 0x4 0x0 0x10b 0x4 0x0 0x10c 0x4>;
			ti,hwmods = "mailbox9";
			#mbox-cells = <0x1>;
			ti,mbox-num-users = <0x4>;
			ti,mbox-num-fifos = <0xc>;
			status = "disabled";
			phandle = <0x1aa>;
		};

		mailbox@48860000 {
			compatible = "ti,omap4-mailbox";
			reg = <0x48860000 0x200>;
			interrupts = <0x0 0x10d 0x4 0x0 0x10e 0x4 0x0 0x10f 0x4 0x0 0x110 0x4>;
			ti,hwmods = "mailbox10";
			#mbox-cells = <0x1>;
			ti,mbox-num-users = <0x4>;
			ti,mbox-num-fifos = <0xc>;
			status = "disabled";
			phandle = <0x1ab>;
		};

		mailbox@48862000 {
			compatible = "ti,omap4-mailbox";
			reg = <0x48862000 0x200>;
			interrupts = <0x0 0x111 0x4 0x0 0x112 0x4 0x0 0x113 0x4 0x0 0x114 0x4>;
			ti,hwmods = "mailbox11";
			#mbox-cells = <0x1>;
			ti,mbox-num-users = <0x4>;
			ti,mbox-num-fifos = <0xc>;
			status = "disabled";
			phandle = <0x1ac>;
		};

		mailbox@48864000 {
			compatible = "ti,omap4-mailbox";
			reg = <0x48864000 0x200>;
			interrupts = <0x0 0x115 0x4 0x0 0x116 0x4 0x0 0x117 0x4 0x0 0x118 0x4>;
			ti,hwmods = "mailbox12";
			#mbox-cells = <0x1>;
			ti,mbox-num-users = <0x4>;
			ti,mbox-num-fifos = <0xc>;
			status = "disabled";
			phandle = <0x1ad>;
		};

		mailbox@48802000 {
			compatible = "ti,omap4-mailbox";
			reg = <0x48802000 0x200>;
			interrupts = <0x0 0x17b 0x4 0x0 0x17c 0x4 0x0 0x17d 0x4 0x0 0x17e 0x4>;
			ti,hwmods = "mailbox13";
			#mbox-cells = <0x1>;
			ti,mbox-num-users = <0x4>;
			ti,mbox-num-fifos = <0xc>;
			status = "disabled";
			phandle = <0x1ae>;
		};

		timer@4ae18000 {
			compatible = "ti,omap5430-timer";
			reg = <0x4ae18000 0x80>;
			interrupts = <0x0 0x20 0x4>;
			ti,hwmods = "timer1";
			ti,timer-alwon;
			phandle = <0x1af>;
		};

		timer@48032000 {
			compatible = "ti,omap5430-timer";
			reg = <0x48032000 0x80>;
			interrupts = <0x0 0x21 0x4>;
			ti,hwmods = "timer2";
			phandle = <0x1b0>;
		};

		timer@48034000 {
			compatible = "ti,omap5430-timer";
			reg = <0x48034000 0x80>;
			interrupts = <0x0 0x22 0x4>;
			ti,hwmods = "timer3";
			phandle = <0xbe>;
		};

		timer@48036000 {
			compatible = "ti,omap5430-timer";
			reg = <0x48036000 0x80>;
			interrupts = <0x0 0x23 0x4>;
			ti,hwmods = "timer4";
			phandle = <0xbf>;
		};

		timer@48820000 {
			compatible = "ti,omap5430-timer";
			reg = <0x48820000 0x80>;
			interrupts = <0x0 0x24 0x4>;
			ti,hwmods = "timer5";
			phandle = <0xc5>;
		};

		timer@48822000 {
			compatible = "ti,omap5430-timer";
			reg = <0x48822000 0x80>;
			interrupts = <0x0 0x25 0x4>;
			ti,hwmods = "timer6";
			phandle = <0x1b1>;
		};

		timer@48824000 {
			compatible = "ti,omap5430-timer";
			reg = <0x48824000 0x80>;
			interrupts = <0x0 0x26 0x4>;
			ti,hwmods = "timer7";
			phandle = <0xb8>;
		};

		timer@48826000 {
			compatible = "ti,omap5430-timer";
			reg = <0x48826000 0x80>;
			interrupts = <0x0 0x27 0x4>;
			ti,hwmods = "timer8";
			phandle = <0xb9>;
		};

		timer@4803e000 {
			compatible = "ti,omap5430-timer";
			reg = <0x4803e000 0x80>;
			interrupts = <0x0 0x28 0x4>;
			ti,hwmods = "timer9";
			phandle = <0xc0>;
		};

		timer@48086000 {
			compatible = "ti,omap5430-timer";
			reg = <0x48086000 0x80>;
			interrupts = <0x0 0x29 0x4>;
			ti,hwmods = "timer10";
			phandle = <0xc6>;
		};

		timer@48088000 {
			compatible = "ti,omap5430-timer";
			reg = <0x48088000 0x80>;
			interrupts = <0x0 0x2a 0x4>;
			ti,hwmods = "timer11";
			phandle = <0xb6>;
		};

		timer@4ae20000 {
			compatible = "ti,omap5430-timer";
			reg = <0x4ae20000 0x80>;
			interrupts = <0x0 0x5a 0x4>;
			ti,hwmods = "timer12";
			ti,timer-alwon;
			ti,timer-secure;
			phandle = <0x1b2>;
		};

		timer@48828000 {
			compatible = "ti,omap5430-timer";
			reg = <0x48828000 0x80>;
			interrupts = <0x0 0x153 0x4>;
			ti,hwmods = "timer13";
			phandle = <0x1b3>;
		};

		timer@4882a000 {
			compatible = "ti,omap5430-timer";
			reg = <0x4882a000 0x80>;
			interrupts = <0x0 0x154 0x4>;
			ti,hwmods = "timer14";
			phandle = <0xb7>;
		};

		timer@4882c000 {
			compatible = "ti,omap5430-timer";
			reg = <0x4882c000 0x80>;
			interrupts = <0x0 0x155 0x4>;
			ti,hwmods = "timer15";
			phandle = <0x1b4>;
		};

		timer@4882e000 {
			compatible = "ti,omap5430-timer";
			reg = <0x4882e000 0x80>;
			interrupts = <0x0 0x156 0x4>;
			ti,hwmods = "timer16";
			phandle = <0x1b5>;
		};

		wdt@4ae14000 {
			compatible = "ti,omap3-wdt";
			reg = <0x4ae14000 0x80>;
			interrupts = <0x0 0x4b 0x4>;
			ti,hwmods = "wd_timer2";
			phandle = <0x1b6>;
		};

		spinlock@4a0f6000 {
			compatible = "ti,omap4-hwspinlock";
			reg = <0x4a0f6000 0x1000>;
			ti,hwmods = "spinlock";
			#hwlock-cells = <0x1>;
			phandle = <0x1b7>;
		};

		dmm@4e000000 {
			compatible = "ti,dra7-dmm", "ti,omap5-dmm";
			reg = <0x4e000000 0x800>;
			interrupts = <0x0 0x6c 0x4>;
			ti,hwmods = "dmm";
		};

		ipu@58820000 {
			compatible = "ti,dra7-ipu";
			reg = <0x58820000 0x10000>;
			reg-names = "l2ram";
			ti,hwmods = "ipu1";
			iommus = <0xb3>;
			ti,rproc-standby-info = <0x4a005520>;
			status = "okay";
			mboxes = <0xb4 0xb5>;
			timers = <0xb6 0xb7>;
			watchdog-timers = <0xb8 0xb9>;
			memory-region = <0xba>;
			phandle = <0x1b8>;
		};

		ipu@55020000 {
			compatible = "ti,dra7-ipu";
			reg = <0x55020000 0x10000>;
			reg-names = "l2ram";
			ti,hwmods = "ipu2";
			iommus = <0xbb>;
			ti,rproc-standby-info = <0x4a008920>;
			status = "okay";
			mboxes = <0xbc 0xbd>;
			timers = <0xbe>;
			watchdog-timers = <0xbf 0xc0>;
			memory-region = <0xc1>;
			phandle = <0x1b9>;
		};

		dsp@40800000 {
			compatible = "ti,dra7-dsp";
			reg = <0x40800000 0x48000 0x40e00000 0x8000 0x40f00000 0x8000>;
			reg-names = "l2ram", "l1pram", "l1dram";
			ti,hwmods = "dsp1";
			syscon-bootreg = <0x8 0x55c>;
			iommus = <0xc2 0xc3>;
			ti,rproc-standby-info = <0x4a005420>;
			status = "okay";
			mboxes = <0xb4 0xc4>;
			timers = <0xc5>;
			watchdog-timers = <0xc6>;
			memory-region = <0xc7>;
			phandle = <0x1ba>;
		};

		i2c@48070000 {
			compatible = "ti,omap4-i2c";
			reg = <0x48070000 0x100>;
			interrupts = <0x0 0x33 0x4>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			ti,hwmods = "i2c1";
			status = "disabled";
			clock-frequency = <0x61a80>;
			phandle = <0x1bb>;

			gpio@20 {
				compatible = "nxp,pcf8575";
				reg = <0x20>;
				gpio-controller;
				#gpio-cells = <0x2>;
				interrupt-controller;
				#interrupt-cells = <0x2>;
				interrupt-parent = <0xc8>;
				interrupts = <0x1f 0x2>;
				phandle = <0x1bc>;
			};

			gpio@21 {
				compatible = "ti,pcf8575", "nxp,pcf8575";
				reg = <0x21>;
				lines-initial-states = <0x1408>;
				gpio-controller;
				#gpio-cells = <0x2>;
				interrupt-controller;
				#interrupt-cells = <0x2>;
				interrupt-parent = <0xc8>;
				interrupts = <0x1f 0x2>;
				phandle = <0x12a>;
			};

			tlv320aic3106@19 {
				#sound-dai-cells = <0x0>;
				compatible = "ti,tlv320aic3106";
				reg = <0x19>;
				adc-settle-ms = <0x28>;
				ai3x-micbias-vg = <0x1>;
				status = "disabled";
				AVDD-supply = <0xc9>;
				IOVDD-supply = <0xc9>;
				DRVDD-supply = <0xc9>;
				DVDD-supply = <0xca>;
				phandle = <0x131>;
			};

			lp8733@60 {
				compatible = "ti,lp8733";
				reg = <0x60>;
				buck0-in-supply = <0xcb>;
				buck1-in-supply = <0xcb>;
				ldo0-in-supply = <0xcc>;
				ldo1-in-supply = <0xcc>;
				phandle = <0x1bd>;

				regulators {
					phandle = <0x1be>;

					buck0 {
						regulator-name = "lp8733-buck0";
						regulator-min-microvolt = <0xcf850>;
						regulator-max-microvolt = <0x1312d0>;
						regulator-always-on;
						regulator-boot-on;
						phandle = <0x1bf>;
					};

					buck1 {
						regulator-name = "lp8733-buck1";
						regulator-min-microvolt = <0xcf850>;
						regulator-max-microvolt = <0x1312d0>;
						regulator-boot-on;
						regulator-always-on;
						phandle = <0x1c0>;
					};

					ldo0 {
						regulator-name = "lp8733-ldo0";
						regulator-min-microvolt = <0x325aa0>;
						regulator-max-microvolt = <0x325aa0>;
						phandle = <0x1c1>;
					};

					ldo1 {
						regulator-name = "lp8733-ldo1";
						regulator-min-microvolt = <0x325aa0>;
						regulator-max-microvolt = <0x325aa0>;
						regulator-always-on;
						regulator-boot-on;
						phandle = <0xf2>;
					};
				};
			};

			lp8732@61 {
				compatible = "ti,lp8732";
				reg = <0x61>;
				buck0-in-supply = <0xcb>;
				buck1-in-supply = <0xcb>;
				ldo0-in-supply = <0xcb>;
				ldo1-in-supply = <0xcb>;
				phandle = <0x1c2>;

				regulators {
					phandle = <0x1c3>;

					buck0 {
						regulator-name = "lp8732-buck0";
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						regulator-always-on;
						regulator-boot-on;
						phandle = <0x133>;
					};

					buck1 {
						regulator-name = "lp8732-buck1";
						regulator-min-microvolt = <0x149970>;
						regulator-max-microvolt = <0x149970>;
						regulator-boot-on;
						regulator-always-on;
						phandle = <0x1c4>;
					};

					ldo0 {
						regulator-name = "lp8732-ldo0";
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						regulator-boot-on;
						regulator-always-on;
						phandle = <0x11c>;
					};

					ldo1 {
						regulator-name = "lp8732-ldo1";
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						regulator-always-on;
						regulator-boot-on;
						phandle = <0x11f>;
					};
				};
			};
		};

		i2c@48072000 {
			compatible = "ti,omap4-i2c";
			reg = <0x48072000 0x100>;
			interrupts = <0x0 0x34 0x4>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			ti,hwmods = "i2c2";
			status = "disabled";
			phandle = <0x1c5>;
		};

		i2c@48060000 {
			compatible = "ti,omap4-i2c";
			reg = <0x48060000 0x100>;
			interrupts = <0x0 0x38 0x4>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			ti,hwmods = "i2c3";
			status = "disabled";
			phandle = <0x1c6>;
		};

		i2c@4807a000 {
			compatible = "ti,omap4-i2c";
			reg = <0x4807a000 0x100>;
			interrupts = <0x0 0x39 0x4>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			ti,hwmods = "i2c4";
			status = "disabled";
			phandle = <0x1c7>;
		};

		i2c@4807c000 {
			compatible = "ti,omap4-i2c";
			reg = <0x4807c000 0x100>;
			interrupts = <0x0 0x37 0x4>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			ti,hwmods = "i2c5";
			status = "disabled";
			clock-frequency = <0x61a80>;
			phandle = <0x1c8>;

			pcf8575@26 {
				compatible = "ti,pcf8575", "nxp,pcf8575";
				reg = <0x26>;
				gpio-controller;
				#gpio-cells = <0x2>;
				lines-initial-states = <0xf2b>;
				phandle = <0xce>;

				p1 {
					gpio-hog;
					gpios = <0x1 0x0>;
					output-low;
					line-name = "vin6_sel_s0";
				};

				p0 {
					gpio-hog;
					gpios = <0x0 0x1>;
					output-high;
					line-name = "pm_oe_n";
				};
			};

			ov10633@37 {
				compatible = "ovti,ov10633";
				reg = <0x37>;
				clocks = <0xcd>;
				clock-names = "xvclk";
				mux-gpios = <0xce 0x2 0x0 0xce 0x6 0x1>;

				port {

					endpoint {
						remote-endpoint = <0xcf>;
						hsync-active = <0x1>;
						vsync-active = <0x1>;
						pclk-sample = <0x0>;
						phandle = <0x124>;
					};
				};
			};

			tca6416@20 {
				status = "disabled";
				compatible = "ti,tca6416";
				reg = <0x20>;
				gpio-controller;
				#gpio-cells = <0x2>;
				phandle = <0xd0>;
			};

			ov490@24 {
				compatible = "ovti,ov490";
				reg = <0x24>;
				mux-gpios = <0xd0 0x0 0x1 0xd0 0x1 0x0 0xd0 0x3 0x0 0xd0 0x4 0x1>;

				port {

					endpoint@0 {
						clock-lanes = <0x0>;
						data-lanes = <0x1 0x2>;
						remote-endpoint = <0xd1>;
						status = "disabled";
						phandle = <0x125>;
					};
				};
			};
		};

		mmc@4809c000 {
			compatible = "ti,dra7-sdhci";
			reg = <0x4809c000 0x400>;
			interrupts = <0x0 0x4e 0x4>;
			ti,hwmods = "mmc1";
			status = "disabled";
			pbias-supply = <0xd2>;
			max-frequency = <0xb71b000>;
			mmc-ddr-1_8v;
			pinctrl-names = "default", "hs", "sdr12", "sdr25", "sdr50", "ddr50", "sdr104";
			pinctrl-0 = <0xd3>;
			vmmc-supply = <0xd4>;
			bus-width = <0x4>;
			cd-gpios = <0xd5 0x1b 0x1>;
			pinctrl-1 = <0xd6>;
			pinctrl-2 = <0xd7>;
			pinctrl-3 = <0xd8>;
			pinctrl-4 = <0xd9>;
			pinctrl-5 = <0xda 0xdb>;
			pinctrl-6 = <0xdc 0xdd>;
			vqmmc-supply = <0xde>;
			phandle = <0x1c9>;
		};

		mmc@480b4000 {
			compatible = "ti,dra7-sdhci";
			reg = <0x480b4000 0x400>;
			interrupts = <0x0 0x51 0x4>;
			ti,hwmods = "mmc2";
			status = "okay";
			max-frequency = <0x5b8d800>;
			sdhci-caps-mask = <0x7 0x0>;
			mmc-ddr-1_8v;
			bus-width = <0x8>;
			ti,non-removable;
			no-1-8-v;
			pinctrl-names = "default", "hs", "ddr_1_8v";
			pinctrl-0 = <0xdf>;
			pinctrl-1 = <0xe0>;
			pinctrl-2 = <0xe1 0xe2>;
			vmmc-supply = <0xc9>;
			vqmmc-supply = <0xc9>;
			phandle = <0x1ca>;
		};

		mmc@480ad000 {
			compatible = "ti,dra7-sdhci";
			reg = <0x480ad000 0x400>;
			interrupts = <0x0 0x59 0x4>;
			ti,hwmods = "mmc3";
			status = "disabled";
			max-frequency = <0x3d09000>;
			sdhci-caps-mask = <0x0 0x400000>;
			phandle = <0x1cb>;
		};

		mmc@480d1000 {
			compatible = "ti,dra7-sdhci";
			reg = <0x480d1000 0x400>;
			interrupts = <0x0 0x5b 0x4>;
			ti,hwmods = "mmc4";
			status = "disabled";
			max-frequency = <0xb71b000>;
			sdhci-caps-mask = <0x0 0x400000>;
			phandle = <0x1cc>;
		};

		mmu@40d01000 {
			compatible = "ti,dra7-dsp-iommu";
			reg = <0x40d01000 0x100>;
			interrupts = <0x0 0x17 0x4>;
			ti,hwmods = "mmu0_dsp1";
			#iommu-cells = <0x0>;
			ti,syscon-mmuconfig = <0xe3 0x0>;
			phandle = <0xc2>;
		};

		mmu@40d02000 {
			compatible = "ti,dra7-dsp-iommu";
			reg = <0x40d02000 0x100>;
			interrupts = <0x0 0x91 0x4>;
			ti,hwmods = "mmu1_dsp1";
			#iommu-cells = <0x0>;
			ti,syscon-mmuconfig = <0xe3 0x1>;
			phandle = <0xc3>;
		};

		mmu@58882000 {
			compatible = "ti,dra7-iommu";
			reg = <0x58882000 0x100>;
			interrupts = <0x0 0x18b 0x4>;
			ti,hwmods = "mmu_ipu1";
			#iommu-cells = <0x0>;
			ti,iommu-bus-err-back;
			phandle = <0xb3>;
		};

		mmu@55082000 {
			compatible = "ti,dra7-iommu";
			reg = <0x55082000 0x100>;
			interrupts = <0x0 0x18c 0x4>;
			ti,hwmods = "mmu_ipu2";
			#iommu-cells = <0x0>;
			ti,iommu-bus-err-back;
			phandle = <0xbb>;
		};

		pruss_soc_bus@4b226004 {
			compatible = "ti,am5728-pruss-soc-bus";
			reg = <0x4b226004 0x4>;
			ti,hwmods = "pruss1";
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges = <0x0 0x4b200000 0x80000>;
			status = "disabled";
			phandle = <0x1cd>;

			pruss@0 {
				compatible = "ti,am5728-pruss";
				reg = <0x0 0x80000>;
				interrupts = <0x0 0xba 0x4 0x0 0xbb 0x4 0x0 0xbc 0x4 0x0 0xbd 0x4 0x0 0xbe 0x4 0x0 0xbf 0x4 0x0 0xc0 0x4 0x0 0xc1 0x4>;
				interrupt-names = "host2", "host3", "host4", "host5", "host6", "host7", "host8", "host9";
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				ranges;
				status = "disabled";
				phandle = <0x1ce>;

				memories@0 {
					reg = <0x0 0x2000 0x2000 0x2000 0x10000 0x8000 0x2e000 0x31c 0x30000 0x60>;
					reg-names = "dram0", "dram1", "shrdram2", "iep", "ecap";
					phandle = <0x1cf>;
				};

				cfg@26000 {
					compatible = "syscon";
					reg = <0x26000 0x2000>;
					phandle = <0x1d0>;
				};

				mii_rt@32000 {
					compatible = "syscon";
					reg = <0x32000 0x58>;
					phandle = <0x1d1>;
				};

				intc@20000 {
					compatible = "ti,am5728-pruss-intc";
					reg = <0x20000 0x2000>;
					reg-names = "intc";
					interrupt-controller;
					#interrupt-cells = <0x1>;
					phandle = <0xe4>;
				};

				pru@34000 {
					compatible = "ti,am5728-pru";
					reg = <0x34000 0x3000 0x22000 0x400 0x22400 0x100>;
					reg-names = "iram", "control", "debug";
					firmware-name = "am57xx-pru1_0-fw";
					interrupt-parent = <0xe4>;
					interrupts = <0x10 0x11>;
					interrupt-names = "vring", "kick";
					phandle = <0x1d2>;
				};

				pru@38000 {
					compatible = "ti,am5728-pru";
					reg = <0x38000 0x3000 0x24000 0x400 0x24400 0x100>;
					reg-names = "iram", "control", "debug";
					firmware-name = "am57xx-pru1_1-fw";
					interrupt-parent = <0xe4>;
					interrupts = <0x12 0x13>;
					interrupt-names = "vring", "kick";
					phandle = <0x1d3>;
				};

				mdio@32400 {
					compatible = "ti,davinci_mdio";
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					clocks = <0xe5>;
					clock-names = "fck";
					bus_freq = <0xf4240>;
					reg = <0x32400 0x90>;
					status = "disabled";
					phandle = <0x1d4>;
				};
			};
		};

		pruss_soc_bus@4b2a6004 {
			compatible = "ti,am5728-pruss-soc-bus";
			reg = <0x4b2a6004 0x4>;
			ti,hwmods = "pruss2";
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges = <0x0 0x4b280000 0x80000>;
			status = "disabled";
			phandle = <0x1d5>;

			pruss@0 {
				compatible = "ti,am5728-pruss";
				reg = <0x0 0x80000>;
				interrupts = <0x0 0xc4 0x4 0x0 0xc5 0x4 0x0 0xc6 0x4 0x0 0xc7 0x4 0x0 0xc8 0x4 0x0 0xc9 0x4 0x0 0xca 0x4 0x0 0xcb 0x4>;
				interrupt-names = "host2", "host3", "host4", "host5", "host6", "host7", "host8", "host9";
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				ranges;
				status = "disabled";
				phandle = <0x1d6>;

				memories@0 {
					reg = <0x0 0x2000 0x2000 0x2000 0x10000 0x8000 0x2e000 0x31c 0x30000 0x60>;
					reg-names = "dram0", "dram1", "shrdram2", "iep", "ecap";
					phandle = <0x1d7>;
				};

				cfg@26000 {
					compatible = "syscon";
					reg = <0x26000 0x2000>;
					phandle = <0x1d8>;
				};

				iep@2e000 {
					compatible = "syscon";
					reg = <0x2e000 0x31c>;
					phandle = <0x1d9>;
				};

				mii_rt@32000 {
					compatible = "syscon";
					reg = <0x32000 0x58>;
					phandle = <0x1da>;
				};

				intc@20000 {
					compatible = "ti,am5728-pruss-intc";
					reg = <0x20000 0x2000>;
					reg-names = "intc";
					interrupt-controller;
					#interrupt-cells = <0x1>;
					phandle = <0xe6>;
				};

				pru@34000 {
					compatible = "ti,am5728-pru";
					reg = <0x34000 0x3000 0x22000 0x400 0x22400 0x100>;
					reg-names = "iram", "control", "debug";
					firmware-name = "am57xx-pru2_0-fw";
					interrupt-parent = <0xe6>;
					interrupts = <0x10 0x11>;
					interrupt-names = "vring", "kick";
					phandle = <0x1db>;
				};

				pru@38000 {
					compatible = "ti,am5728-pru";
					reg = <0x38000 0x3000 0x24000 0x400 0x24400 0x100>;
					reg-names = "iram", "control", "debug";
					firmware-name = "am57xx-pru2_1-fw";
					interrupt-parent = <0xe6>;
					interrupts = <0x12 0x13>;
					interrupt-names = "vring", "kick";
					phandle = <0x1dc>;
				};

				mdio@32400 {
					compatible = "ti,davinci_mdio";
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					clocks = <0xe5>;
					clock-names = "fck";
					bus_freq = <0xf4240>;
					reg = <0x32400 0x90>;
					status = "disabled";
					phandle = <0x1dd>;
				};
			};
		};

		regulator-abb-mpu {
			compatible = "ti,abb-v3";
			regulator-name = "abb_mpu";
			#address-cells = <0x0>;
			#size-cells = <0x0>;
			clocks = <0x10>;
			ti,settling-time = <0x32>;
			ti,clock-cycles = <0x10>;
			reg = <0x4ae07ddc 0x4 0x4ae07de0 0x4 0x4ae06014 0x4 0x4a003b20 0xc 0x4ae0c158 0x4>;
			reg-names = "setup-address", "control-address", "int-address", "efuse-address", "ldo-address";
			ti,tranxdone-status-mask = <0x80>;
			ti,ldovbb-override-mask = <0x400>;
			ti,ldovbb-vset-mask = <0x1f>;
			ti,abb_info = <0x102ca0 0x0 0x0 0x0 0x2000000 0x1f00000 0x11b340 0x0 0x4 0x0 0x2000000 0x1f00000 0x127690 0x0 0x8 0x0 0x2000000 0x1f00000>;
			phandle = <0x5>;
		};

		regulator-abb-ivahd {
			compatible = "ti,abb-v3";
			regulator-name = "abb_ivahd";
			#address-cells = <0x0>;
			#size-cells = <0x0>;
			clocks = <0x10>;
			ti,settling-time = <0x32>;
			ti,clock-cycles = <0x10>;
			reg = <0x4ae07e34 0x4 0x4ae07e24 0x4 0x4ae06010 0x4 0x4a0025cc 0xc 0x4a002470 0x4>;
			reg-names = "setup-address", "control-address", "int-address", "efuse-address", "ldo-address";
			ti,tranxdone-status-mask = <0x40000000>;
			ti,ldovbb-override-mask = <0x400>;
			ti,ldovbb-vset-mask = <0x1f>;
			ti,abb_info = <0x101918 0x0 0x0 0x0 0x2000000 0x1f00000 0x118c30 0x0 0x4 0x0 0x2000000 0x1f00000 0x1312d0 0x0 0x8 0x0 0x2000000 0x1f00000>;
			phandle = <0x1de>;
		};

		regulator-abb-dspeve {
			compatible = "ti,abb-v3";
			regulator-name = "abb_dspeve";
			#address-cells = <0x0>;
			#size-cells = <0x0>;
			clocks = <0x10>;
			ti,settling-time = <0x32>;
			ti,clock-cycles = <0x10>;
			reg = <0x4ae07e30 0x4 0x4ae07e20 0x4 0x4ae06010 0x4 0x4a0025e0 0xc 0x4a00246c 0x4>;
			reg-names = "setup-address", "control-address", "int-address", "efuse-address", "ldo-address";
			ti,tranxdone-status-mask = <0x20000000>;
			ti,ldovbb-override-mask = <0x400>;
			ti,ldovbb-vset-mask = <0x1f>;
			ti,abb_info = <0x101918 0x0 0x0 0x0 0x2000000 0x1f00000 0x118c30 0x0 0x4 0x0 0x2000000 0x1f00000 0x1312d0 0x0 0x8 0x0 0x2000000 0x1f00000>;
			phandle = <0x1df>;
		};

		regulator-abb-gpu {
			compatible = "ti,abb-v3";
			regulator-name = "abb_gpu";
			#address-cells = <0x0>;
			#size-cells = <0x0>;
			clocks = <0x10>;
			ti,settling-time = <0x32>;
			ti,clock-cycles = <0x10>;
			reg = <0x4ae07de4 0x4 0x4ae07de8 0x4 0x4ae06010 0x4 0x4a003b08 0xc 0x4ae0c154 0x4>;
			reg-names = "setup-address", "control-address", "int-address", "efuse-address", "ldo-address";
			ti,tranxdone-status-mask = <0x10000000>;
			ti,ldovbb-override-mask = <0x400>;
			ti,ldovbb-vset-mask = <0x1f>;
			ti,abb_info = <0x10a1d0 0x0 0x0 0x0 0x2000000 0x1f00000 0x127690 0x0 0x4 0x0 0x2000000 0x1f00000 0x138800 0x0 0x8 0x0 0x2000000 0x1f00000>;
			phandle = <0x1e0>;
		};

		spi@48098000 {
			compatible = "ti,omap4-mcspi";
			reg = <0x48098000 0x200>;
			interrupts = <0x0 0x3c 0x4>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			ti,hwmods = "mcspi1";
			ti,spi-num-cs = <0x4>;
			dmas = <0xb2 0x23 0xb2 0x24 0xb2 0x25 0xb2 0x26 0xb2 0x27 0xb2 0x28 0xb2 0x29 0xb2 0x2a>;
			dma-names = "tx0", "rx0", "tx1", "rx1", "tx2", "rx2", "tx3", "rx3";
			status = "disabled";
			phandle = <0x1e1>;
		};

		spi@4809a000 {
			compatible = "ti,omap4-mcspi";
			reg = <0x4809a000 0x200>;
			interrupts = <0x0 0x3d 0x4>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			ti,hwmods = "mcspi2";
			ti,spi-num-cs = <0x2>;
			dmas = <0xb2 0x2b 0xb2 0x2c 0xb2 0x2d 0xb2 0x2e>;
			dma-names = "tx0", "rx0", "tx1", "rx1";
			status = "disabled";
			phandle = <0x1e2>;
		};

		spi@480b8000 {
			compatible = "ti,omap4-mcspi";
			reg = <0x480b8000 0x200>;
			interrupts = <0x0 0x56 0x4>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			ti,hwmods = "mcspi3";
			ti,spi-num-cs = <0x2>;
			dmas = <0xb2 0xf 0xb2 0x10>;
			dma-names = "tx0", "rx0";
			status = "disabled";
			phandle = <0x1e3>;
		};

		spi@480ba000 {
			compatible = "ti,omap4-mcspi";
			reg = <0x480ba000 0x200>;
			interrupts = <0x0 0x2b 0x4>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			ti,hwmods = "mcspi4";
			ti,spi-num-cs = <0x1>;
			dmas = <0xb2 0x46 0xb2 0x47>;
			dma-names = "tx0", "rx0";
			status = "disabled";
			phandle = <0x1e4>;
		};

		qspi@4b300000 {
			compatible = "ti,dra7xxx-qspi";
			reg = <0x4b300000 0x100 0x5c000000 0x4000000>;
			reg-names = "qspi_base", "qspi_mmap";
			syscon-chipselects = <0x8 0x558>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			ti,hwmods = "qspi";
			clocks = <0xe7>;
			clock-names = "fck";
			num-cs = <0x4>;
			interrupts = <0x0 0x157 0x4>;
			status = "okay";
			spi-max-frequency = <0xe4e1c0>;
			phandle = <0x1e5>;

			m25p80@0 {
				compatible = "s25fl256s1";
				spi-max-frequency = <0xe4e1c0>;
				reg = <0x0>;
				spi-tx-bus-width = <0x1>;
				spi-rx-bus-width = <0x4>;
				#address-cells = <0x1>;
				#size-cells = <0x1>;

				partition@0 {
					label = "QSPI.SPL";
					reg = <0x0 0x10000>;
				};

				partition@1 {
					label = "QSPI.SPL.backup1";
					reg = <0x10000 0x10000>;
				};

				partition@2 {
					label = "QSPI.SPL.backup2";
					reg = <0x20000 0x10000>;
				};

				partition@3 {
					label = "QSPI.SPL.backup3";
					reg = <0x30000 0x10000>;
				};

				partition@4 {
					label = "QSPI.u-boot";
					reg = <0x40000 0x100000>;
				};

				partition@5 {
					label = "QSPI.u-boot-spl-os";
					reg = <0x140000 0x80000>;
				};

				partition@6 {
					label = "QSPI.u-boot-env";
					reg = <0x1c0000 0x10000>;
				};

				partition@7 {
					label = "QSPI.u-boot-env.backup1";
					reg = <0x1d0000 0x10000>;
				};

				partition@8 {
					label = "QSPI.kernel";
					reg = <0x1e0000 0x800000>;
				};

				partition@9 {
					label = "QSPI.file-system";
					reg = <0x9e0000 0x1620000>;
				};
			};
		};

		ocp2scp@4a090000 {
			compatible = "ti,omap-ocp2scp";
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			reg = <0x4a090000 0x20>;
			ti,hwmods = "ocp2scp3";

			phy@4A096000 {
				compatible = "ti,phy-pipe3-sata";
				reg = <0x4a096000 0x80 0x4a096400 0x64 0x4a096800 0x40>;
				reg-names = "phy_rx", "phy_tx", "pll_ctrl";
				syscon-phy-power = <0x8 0x374>;
				clocks = <0x10 0xe8>;
				clock-names = "sysclk", "refclk";
				syscon-pllreset = <0x8 0x3fc>;
				#phy-cells = <0x0>;
				status = "disabled";
				phandle = <0xef>;
			};

			pciephy@4a094000 {
				compatible = "ti,phy-pipe3-pcie";
				reg = <0x4a094000 0x80 0x4a094400 0x64>;
				reg-names = "phy_rx", "phy_tx";
				syscon-phy-power = <0xab 0x1c>;
				syscon-pcs = <0xab 0x10>;
				clocks = <0x58 0x59 0xe9 0xea 0xeb 0x5d 0x10>;
				clock-names = "dpll_ref", "dpll_ref_m2", "wkupclk", "refclk", "div-clk", "phy-div", "sysclk";
				#phy-cells = <0x0>;
				phandle = <0xaa>;
			};

			pciephy@4a095000 {
				compatible = "ti,phy-pipe3-pcie";
				reg = <0x4a095000 0x80 0x4a095400 0x64>;
				reg-names = "phy_rx", "phy_tx";
				syscon-phy-power = <0xab 0x20>;
				syscon-pcs = <0xab 0x10>;
				clocks = <0x58 0x59 0xec 0xed 0xee 0x5d 0x10>;
				clock-names = "dpll_ref", "dpll_ref_m2", "wkupclk", "refclk", "div-clk", "phy-div", "sysclk";
				#phy-cells = <0x0>;
				status = "disabled";
				phandle = <0xae>;
			};
		};

		sata@4a141100 {
			compatible = "snps,dwc-ahci";
			reg = <0x4a140000 0x1100 0x4a141100 0x7>;
			interrupts = <0x0 0x31 0x4>;
			phys = <0xef>;
			phy-names = "sata-phy";
			clocks = <0xe8>;
			ti,hwmods = "sata";
			ports-implemented = <0x1>;
			status = "disabled";
			phandle = <0x1e6>;
		};

		rtc@48838000 {
			compatible = "ti,am3352-rtc";
			reg = <0x48838000 0x100>;
			interrupts = <0x0 0xd9 0x4 0x0 0xd9 0x4>;
			ti,hwmods = "rtcss";
			clocks = <0x50>;
			status = "disabled";
			phandle = <0x1e7>;
		};

		ocp2scp@4a080000 {
			compatible = "ti,omap-ocp2scp";
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			reg = <0x4a080000 0x20>;
			ti,hwmods = "ocp2scp1";

			phy@4a084000 {
				compatible = "ti,dra7x-usb2", "ti,omap-usb2";
				reg = <0x4a084000 0x400>;
				syscon-phy-power = <0x8 0x300>;
				clocks = <0xf0 0xf1>;
				clock-names = "wkupclk", "refclk";
				#phy-cells = <0x0>;
				phy-supply = <0xf2>;
				phandle = <0xf7>;
			};

			phy@4a085000 {
				compatible = "ti,dra7x-usb2-phy2", "ti,omap-usb2";
				reg = <0x4a085000 0x400>;
				syscon-phy-power = <0x8 0xe74>;
				clocks = <0xf3 0xf4>;
				clock-names = "wkupclk", "refclk";
				#phy-cells = <0x0>;
				phy-supply = <0xf2>;
				phandle = <0xfa>;
			};

			phy@4a084400 {
				compatible = "ti,omap-usb3";
				reg = <0x4a084400 0x80 0x4a084800 0x64 0x4a084c00 0x40>;
				reg-names = "phy_rx", "phy_tx", "pll_ctrl";
				syscon-phy-power = <0x8 0x370>;
				clocks = <0xf5 0x10 0xf1>;
				clock-names = "wkupclk", "sysclk", "refclk";
				#phy-cells = <0x0>;
				phandle = <0xf8>;
			};
		};

		omap_dwc3_1@48880000 {
			compatible = "ti,dwc3";
			ti,hwmods = "usb_otg_ss1";
			reg = <0x48880000 0x10000>;
			interrupts = <0x0 0x48 0x4>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			utmi-mode = <0x2>;
			ranges;
			extcon = <0xf6>;
			phandle = <0x1e8>;

			usb@48890000 {
				compatible = "snps,dwc3";
				reg = <0x48890000 0x17000>;
				interrupts = <0x0 0x47 0x4 0x0 0x47 0x4 0x0 0x48 0x4>;
				interrupt-names = "peripheral", "host", "otg";
				phys = <0xf7 0xf8>;
				phy-names = "usb2-phy", "usb3-phy";
				maximum-speed = "super-speed";
				dr_mode = "otg";
				snps,dis_u3_susphy_quirk;
				snps,dis_u2_susphy_quirk;
				snps,dis_metastability_quirk;
				extcon = <0xf6>;
				status = "disabled";
				phandle = <0x1e9>;
			};
		};

		omap_dwc3_2@488c0000 {
			compatible = "ti,dwc3";
			ti,hwmods = "usb_otg_ss2";
			reg = <0x488c0000 0x10000>;
			interrupts = <0x0 0x57 0x4>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			utmi-mode = <0x2>;
			ranges;
			extcon = <0xf9>;
			phandle = <0x1ea>;

			usb@488d0000 {
				compatible = "snps,dwc3";
				reg = <0x488d0000 0x17000>;
				interrupts = <0x0 0x49 0x4 0x0 0x49 0x4 0x0 0x57 0x4>;
				interrupt-names = "peripheral", "host", "otg";
				phys = <0xfa>;
				phy-names = "usb2-phy";
				maximum-speed = "high-speed";
				dr_mode = "peripheral";
				snps,dis_u3_susphy_quirk;
				snps,dis_u2_susphy_quirk;
				extcon = <0xf9>;
				status = "okay";
				phandle = <0x1eb>;
			};
		};

		omap_dwc3_3@48900000 {
			compatible = "ti,dwc3";
			ti,hwmods = "usb_otg_ss3";
			reg = <0x48900000 0x10000>;
			interrupts = <0x0 0x158 0x4>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			utmi-mode = <0x2>;
			ranges;
			status = "disabled";
			phandle = <0x1ec>;

			usb@48910000 {
				compatible = "snps,dwc3";
				reg = <0x48910000 0x17000>;
				interrupts = <0x0 0x58 0x4 0x0 0x58 0x4 0x0 0x158 0x4>;
				interrupt-names = "peripheral", "host", "otg";
				maximum-speed = "high-speed";
				dr_mode = "otg";
				snps,dis_u3_susphy_quirk;
				snps,dis_u2_susphy_quirk;
				phandle = <0x1ed>;
			};
		};

		elm@48078000 {
			compatible = "ti,am3352-elm";
			reg = <0x48078000 0xfc0>;
			interrupts = <0x0 0x1 0x4>;
			ti,hwmods = "elm";
			status = "disabled";
			phandle = <0xfd>;
		};

		gpmc@50000000 {
			compatible = "ti,am3352-gpmc";
			ti,hwmods = "gpmc";
			reg = <0x50000000 0x37c>;
			interrupts = <0x0 0xf 0x4>;
			dmas = <0xfb 0x4 0x0>;
			dma-names = "rxtx";
			gpmc,num-cs = <0x8>;
			gpmc,num-waitpins = <0x2>;
			#address-cells = <0x2>;
			#size-cells = <0x1>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			gpio-controller;
			#gpio-cells = <0x2>;
			status = "disabled";
			ranges = <0x0 0x0 0x8000000 0x1000000>;
			phandle = <0xfc>;

			nand@0,0 {
				compatible = "ti,omap2-nand";
				reg = <0x0 0x0 0x4>;
				interrupt-parent = <0xfc>;
				interrupts = <0x0 0x0 0x1 0x0>;
				rb-gpios = <0xfc 0x0 0x0>;
				ti,nand-xfer-type = "prefetch-dma";
				ti,nand-ecc-opt = "bch8";
				ti,elm-id = <0xfd>;
				nand-bus-width = <0x10>;
				gpmc,device-width = <0x2>;
				gpmc,sync-clk-ps = <0x0>;
				gpmc,cs-on-ns = <0x0>;
				gpmc,cs-rd-off-ns = <0x50>;
				gpmc,cs-wr-off-ns = <0x50>;
				gpmc,adv-on-ns = <0x0>;
				gpmc,adv-rd-off-ns = <0x3c>;
				gpmc,adv-wr-off-ns = <0x3c>;
				gpmc,we-on-ns = <0xa>;
				gpmc,we-off-ns = <0x32>;
				gpmc,oe-on-ns = <0x4>;
				gpmc,oe-off-ns = <0x28>;
				gpmc,access-ns = <0x28>;
				gpmc,wr-access-ns = <0x50>;
				gpmc,rd-cycle-ns = <0x50>;
				gpmc,wr-cycle-ns = <0x50>;
				gpmc,bus-turnaround-ns = <0x0>;
				gpmc,cycle2cycle-delay-ns = <0x0>;
				gpmc,clk-activation-ns = <0x0>;
				gpmc,wr-data-mux-bus-ns = <0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x1>;

				partition@0 {
					label = "NAND.SPL";
					reg = <0x0 0x20000>;
				};

				partition@1 {
					label = "NAND.SPL.backup1";
					reg = <0x20000 0x20000>;
				};

				partition@2 {
					label = "NAND.SPL.backup2";
					reg = <0x40000 0x20000>;
				};

				partition@3 {
					label = "NAND.SPL.backup3";
					reg = <0x60000 0x20000>;
				};

				partition@4 {
					label = "NAND.u-boot-spl-os";
					reg = <0x80000 0x40000>;
				};

				partition@5 {
					label = "NAND.u-boot";
					reg = <0xc0000 0x100000>;
				};

				partition@6 {
					label = "NAND.u-boot-env";
					reg = <0x1c0000 0x20000>;
				};

				partition@7 {
					label = "NAND.u-boot-env.backup1";
					reg = <0x1e0000 0x20000>;
				};

				partition@8 {
					label = "NAND.kernel";
					reg = <0x200000 0x800000>;
				};

				partition@9 {
					label = "NAND.file-system";
					reg = <0xa00000 0xf600000>;
				};
			};
		};

		atl@4843c000 {
			compatible = "ti,dra7-atl";
			reg = <0x4843c000 0x3ff>;
			ti,hwmods = "atl";
			ti,provided-clocks = <0x43 0x42 0x41 0x40>;
			clocks = <0xf>;
			clock-names = "fck";
			status = "disabled";
			assigned-clocks = <0x88 0xf 0x13 0x15 0x41>;
			assigned-clock-parents = <0x44 0x6f>;
			assigned-clock-rates = <0x0 0x0 0xac44000 0x15888000 0x562200>;
			phandle = <0x1ee>;

			atl2 {
				bws = <0x3>;
				aws = <0x4>;
			};
		};

		mcasp@48460000 {
			compatible = "ti,dra7-mcasp-audio";
			ti,hwmods = "mcasp1";
			reg = <0x48460000 0x2000 0x45800000 0x1000>;
			reg-names = "mpu", "dat";
			interrupts = <0x0 0x68 0x4 0x0 0x67 0x4>;
			interrupt-names = "tx", "rx";
			dmas = <0xfb 0x81 0x1 0xfb 0x80 0x1>;
			dma-names = "tx", "rx";
			clocks = <0xfe 0xff 0x100>;
			clock-names = "fck", "ahclkx", "ahclkr";
			status = "disabled";
			phandle = <0x1ef>;
		};

		mcasp@48464000 {
			compatible = "ti,dra7-mcasp-audio";
			ti,hwmods = "mcasp2";
			reg = <0x48464000 0x2000 0x45c00000 0x1000>;
			reg-names = "mpu", "dat";
			interrupts = <0x0 0x95 0x4 0x0 0x94 0x4>;
			interrupt-names = "tx", "rx";
			dmas = <0xfb 0x83 0x1 0xfb 0x82 0x1>;
			dma-names = "tx", "rx";
			clocks = <0x101 0x102 0x103>;
			clock-names = "fck", "ahclkx", "ahclkr";
			status = "disabled";
			phandle = <0x1f0>;
		};

		mcasp@48468000 {
			compatible = "ti,dra7-mcasp-audio";
			ti,hwmods = "mcasp3";
			reg = <0x48468000 0x2000 0x46000000 0x1000>;
			reg-names = "mpu", "dat";
			interrupts = <0x0 0x97 0x4 0x0 0x96 0x4>;
			interrupt-names = "tx", "rx";
			dmas = <0xfb 0x85 0x1 0xfb 0x84 0x1>;
			dma-names = "tx", "rx";
			clocks = <0x104 0x77>;
			clock-names = "fck", "ahclkx";
			status = "disabled";
			#sound-dai-cells = <0x0>;
			assigned-clocks = <0x77>;
			assigned-clock-parents = <0x41>;
			op-mode = <0x0>;
			tdm-slots = <0x2>;
			serial-dir = <0x1 0x2 0x0 0x0>;
			tx-num-evt = <0x20>;
			rx-num-evt = <0x20>;
			phandle = <0x130>;
		};

		mcasp@4846c000 {
			compatible = "ti,dra7-mcasp-audio";
			ti,hwmods = "mcasp4";
			reg = <0x4846c000 0x2000 0x48436000 0x1000>;
			reg-names = "mpu", "dat";
			interrupts = <0x0 0x99 0x4 0x0 0x98 0x4>;
			interrupt-names = "tx", "rx";
			dmas = <0xfb 0x87 0x1 0xfb 0x86 0x1>;
			dma-names = "tx", "rx";
			clocks = <0x105 0x106>;
			clock-names = "fck", "ahclkx";
			status = "disabled";
			phandle = <0x1f1>;
		};

		mcasp@48470000 {
			compatible = "ti,dra7-mcasp-audio";
			ti,hwmods = "mcasp5";
			reg = <0x48470000 0x2000 0x4843a000 0x1000>;
			reg-names = "mpu", "dat";
			interrupts = <0x0 0x9b 0x4 0x0 0x9a 0x4>;
			interrupt-names = "tx", "rx";
			dmas = <0xfb 0x89 0x1 0xfb 0x88 0x1>;
			dma-names = "tx", "rx";
			clocks = <0x107 0x108>;
			clock-names = "fck", "ahclkx";
			status = "disabled";
			phandle = <0x1f2>;
		};

		mcasp@48474000 {
			compatible = "ti,dra7-mcasp-audio";
			ti,hwmods = "mcasp6";
			reg = <0x48474000 0x2000 0x4844c000 0x1000>;
			reg-names = "mpu", "dat";
			interrupts = <0x0 0x9d 0x4 0x0 0x9c 0x4>;
			interrupt-names = "tx", "rx";
			dmas = <0xfb 0x8b 0x1 0xfb 0x8a 0x1>;
			dma-names = "tx", "rx";
			clocks = <0x109 0x10a>;
			clock-names = "fck", "ahclkx";
			status = "disabled";
			phandle = <0x1f3>;
		};

		mcasp@48478000 {
			compatible = "ti,dra7-mcasp-audio";
			ti,hwmods = "mcasp7";
			reg = <0x48478000 0x2000 0x48450000 0x1000>;
			reg-names = "mpu", "dat";
			interrupts = <0x0 0x9f 0x4 0x0 0x9e 0x4>;
			interrupt-names = "tx", "rx";
			dmas = <0xfb 0x8d 0x1 0xfb 0x8c 0x1>;
			dma-names = "tx", "rx";
			clocks = <0x10b 0x10c>;
			clock-names = "fck", "ahclkx";
			status = "disabled";
			phandle = <0x1f4>;
		};

		mcasp@4847c000 {
			compatible = "ti,dra7-mcasp-audio";
			ti,hwmods = "mcasp8";
			reg = <0x4847c000 0x2000 0x48454000 0x1000>;
			reg-names = "mpu", "dat";
			interrupts = <0x0 0xa1 0x4 0x0 0xa0 0x4>;
			interrupt-names = "tx", "rx";
			dmas = <0xfb 0x8f 0x1 0xfb 0x8e 0x1>;
			dma-names = "tx", "rx";
			clocks = <0x10d 0x10e>;
			clock-names = "fck", "ahclkx";
			status = "disabled";
			phandle = <0x1f5>;
		};

		crossbar@4a002a48 {
			compatible = "ti,irq-crossbar";
			reg = <0x4a002a48 0x130>;
			interrupt-controller;
			interrupt-parent = <0x7>;
			#interrupt-cells = <0x3>;
			ti,max-irqs = <0xa0>;
			ti,max-crossbar-sources = <0x190>;
			ti,reg-size = <0x2>;
			ti,irqs-reserved = <0x0 0x1 0x2 0x3 0x5 0x6 0x83 0x84>;
			ti,irqs-skip = <0xa 0x85 0x8b 0x8c>;
			ti,irqs-safe-map = <0x0>;
			phandle = <0x1>;
		};

		ethernet@48484000 {
			compatible = "ti,dra7-cpsw", "ti,cpsw";
			ti,hwmods = "gmac";
			clocks = <0x10f 0x110>;
			clock-names = "fck", "cpts";
			cpdma_channels = <0x8>;
			ale_entries = <0x400>;
			bd_ram_size = <0x2000>;
			mac_control = <0x20>;
			slaves = <0x1>;
			active_slave = <0x0>;
			cpts_clock_mult = <0x784cfe14>;
			cpts_clock_shift = <0x1d>;
			reg = <0x48484000 0x1000 0x48485200 0x2e00>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ti,no-idle;
			interrupts = <0x0 0x14e 0x4 0x0 0x14f 0x4 0x0 0x150 0x4 0x0 0x151 0x4>;
			ranges;
			syscon = <0x8>;
			status = "okay";
			sram = <0x111>;
			phandle = <0x1f6>;

			mdio@48485000 {
				compatible = "ti,cpsw-mdio", "ti,davinci_mdio";
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				ti,hwmods = "davinci_mdio";
				bus_freq = <0xf4240>;
				reg = <0x48485000 0x100>;
				reset-gpios = <0x112 0x1f 0x1>;
				reset-delay-us = <0x2>;
				phandle = <0x1f7>;

				ethernet-phy@0 {
					reg = <0x0>;
					phandle = <0x113>;
				};
			};

			slave@48480200 {
				mac-address = [00 00 00 00 00 00];
				phy-handle = <0x113>;
				phy-mode = "mii";
				status = "okay";
				phandle = <0x1f8>;
			};

			slave@48480300 {
				mac-address = [00 00 00 00 00 00];
				status = "disabled";
				phandle = <0x1f9>;
			};

			cpsw-phy-sel@4a002554 {
				compatible = "ti,dra7xx-cpsw-phy-sel";
				reg = <0x4a002554 0x4>;
				reg-names = "gmii-sel";
				phandle = <0x1fa>;
			};
		};

		can@481cc000 {
			compatible = "ti,dra7-d_can";
			ti,hwmods = "dcan1";
			reg = <0x4ae3c000 0x2000>;
			syscon-raminit = <0x8 0x558 0x0>;
			interrupts = <0x0 0xde 0x4>;
			clocks = <0x114>;
			status = "disabled";
			pinctrl-names = "default", "sleep", "active";
			pinctrl-0 = <0x115>;
			pinctrl-1 = <0x115>;
			pinctrl-2 = <0x116>;
			phandle = <0x1fb>;
		};

		can@481d0000 {
			compatible = "ti,dra7-d_can";
			ti,hwmods = "dcan2";
			reg = <0x48480000 0x2000>;
			syscon-raminit = <0x8 0x558 0x1>;
			interrupts = <0x0 0xe1 0x4>;
			clocks = <0x10>;
			status = "okay";
			pinctrl-names = "default", "sleep", "active";
			pinctrl-0 = <0x117>;
			pinctrl-1 = <0x117>;
			pinctrl-2 = <0x118>;
			phandle = <0x1fc>;
		};

		gpu@56000000 {
			compatible = "ti,dra7-sgx544", "img,sgx544";
			reg = <0x56000000 0x10000>;
			reg-names = "gpu_ocp_base";
			interrupts = <0x0 0x10 0x4>;
			ti,hwmods = "gpu";
			clocks = <0x9 0x74 0x75>;
			clock-names = "iclk", "fclk1", "fclk2";
			status = "disabled";
			phandle = <0x1fd>;
		};

		bb2d@59000000 {
			compatible = "ti,dra7-bb2d";
			reg = <0x59000000 0x700>;
			interrupts = <0x0 0x78 0x4>;
			ti,hwmods = "bb2d";
			clocks = <0x119>;
			clock-names = "fclk";
			status = "disabled";
			phandle = <0x1fe>;
		};

		dss@58000000 {
			compatible = "ti,dra7-dss";
			status = "disabled";
			ti,hwmods = "dss_core";
			syscon-pll-ctrl = <0x8 0x538>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			reg = <0x58000000 0x80 0x58004054 0x4 0x58004300 0x20>;
			reg-names = "dss", "pll1_clkctrl", "pll1";
			clocks = <0x11a 0x11b>;
			clock-names = "fck", "video1_clk";
			vdda_video-supply = <0x11c>;
			phandle = <0x1ff>;

			dispc@58001000 {
				compatible = "ti,dra7-dispc";
				reg = <0x58001000 0x1000>;
				interrupts = <0x0 0x14 0x4>;
				ti,hwmods = "dss_dispc";
				clocks = <0x11a>;
				clock-names = "fck";
				syscon-pol = <0x8 0x534>;
			};

			encoder@58060000 {
				compatible = "ti,dra7-hdmi";
				reg = <0x58040000 0x200 0x58040200 0x80 0x58040300 0x80 0x58060000 0x19000>;
				reg-names = "wp", "pll", "phy", "core";
				interrupts = <0x0 0x60 0x4>;
				status = "disabled";
				ti,hwmods = "dss_hdmi";
				clocks = <0x11d 0x11e>;
				clock-names = "fck", "sys_clk";
				dmas = <0xb2 0x4c>;
				dma-names = "audio_tx";
				vdda_video-supply = <0x11f>;
				phandle = <0x200>;

				port {

					endpoint {
						remote-endpoint = <0x120>;
						phandle = <0x12d>;
					};
				};
			};
		};

		epwmss@4843e000 {
			compatible = "ti,dra746-pwmss", "ti,am33xx-pwmss";
			reg = <0x4843e000 0x30>;
			ti,hwmods = "epwmss0";
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			status = "disabled";
			ranges;
			phandle = <0x201>;

			pwm@4843e200 {
				compatible = "ti,dra746-ehrpwm", "ti,am3352-ehrpwm";
				#pwm-cells = <0x3>;
				reg = <0x4843e200 0x80>;
				clocks = <0x121 0xa>;
				clock-names = "tbclk", "fck";
				status = "disabled";
				phandle = <0x202>;
			};

			ecap@4843e100 {
				compatible = "ti,dra746-ecap", "ti,am3352-ecap";
				#pwm-cells = <0x3>;
				reg = <0x4843e100 0x80>;
				clocks = <0xa>;
				clock-names = "fck";
				status = "disabled";
				phandle = <0x203>;
			};
		};

		epwmss@48440000 {
			compatible = "ti,dra746-pwmss", "ti,am33xx-pwmss";
			reg = <0x48440000 0x30>;
			ti,hwmods = "epwmss1";
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			status = "disabled";
			ranges;
			phandle = <0x204>;

			pwm@48440200 {
				compatible = "ti,dra746-ehrpwm", "ti,am3352-ehrpwm";
				#pwm-cells = <0x3>;
				reg = <0x48440200 0x80>;
				clocks = <0x122 0xa>;
				clock-names = "tbclk", "fck";
				status = "disabled";
				phandle = <0x205>;
			};

			ecap@48440100 {
				compatible = "ti,dra746-ecap", "ti,am3352-ecap";
				#pwm-cells = <0x3>;
				reg = <0x48440100 0x80>;
				clocks = <0xa>;
				clock-names = "fck";
				status = "disabled";
				phandle = <0x206>;
			};
		};

		epwmss@48442000 {
			compatible = "ti,dra746-pwmss", "ti,am33xx-pwmss";
			reg = <0x48442000 0x30>;
			ti,hwmods = "epwmss2";
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			status = "disabled";
			ranges;
			phandle = <0x207>;

			pwm@48442200 {
				compatible = "ti,dra746-ehrpwm", "ti,am3352-ehrpwm";
				#pwm-cells = <0x3>;
				reg = <0x48442200 0x80>;
				clocks = <0x123 0xa>;
				clock-names = "tbclk", "fck";
				status = "disabled";
				phandle = <0x208>;
			};

			ecap@48442100 {
				compatible = "ti,dra746-ecap", "ti,am3352-ecap";
				#pwm-cells = <0x3>;
				reg = <0x48442100 0x80>;
				clocks = <0xa>;
				clock-names = "fck";
				status = "disabled";
				phandle = <0x209>;
			};
		};

		aes@4b500000 {
			compatible = "ti,omap4-aes";
			ti,hwmods = "aes1";
			reg = <0x4b500000 0xa0>;
			interrupts = <0x0 0x50 0x4>;
			dmas = <0xfb 0x6f 0x0 0xfb 0x6e 0x0>;
			dma-names = "tx", "rx";
			clocks = <0x9>;
			clock-names = "fck";
			phandle = <0x20a>;
		};

		aes@4b700000 {
			compatible = "ti,omap4-aes";
			ti,hwmods = "aes2";
			reg = <0x4b700000 0xa0>;
			interrupts = <0x0 0x3b 0x4>;
			dmas = <0xfb 0x72 0x0 0xfb 0x71 0x0>;
			dma-names = "tx", "rx";
			clocks = <0x9>;
			clock-names = "fck";
			phandle = <0x20b>;
		};

		des@480a5000 {
			compatible = "ti,omap4-des";
			ti,hwmods = "des";
			reg = <0x480a5000 0xa0>;
			interrupts = <0x0 0x4d 0x4>;
			dmas = <0xb2 0x75 0xb2 0x74>;
			dma-names = "tx", "rx";
			clocks = <0x9>;
			clock-names = "fck";
			phandle = <0x20c>;
		};

		sham@53100000 {
			compatible = "ti,omap5-sham";
			ti,hwmods = "sham";
			reg = <0x4b101000 0x300>;
			interrupts = <0x0 0x2e 0x4>;
			dmas = <0xfb 0x77 0x0>;
			dma-names = "rx";
			clocks = <0x9>;
			clock-names = "fck";
			phandle = <0x20d>;
		};

		rng@48090000 {
			compatible = "ti,omap4-rng";
			ti,hwmods = "rng";
			reg = <0x48090000 0x2000>;
			interrupts = <0x0 0x2f 0x4>;
			clocks = <0x9>;
			clock-names = "fck";
			phandle = <0x20e>;
		};

		opp-supply@4a003b20 {
			compatible = "ti,omap5-opp-supply";
			reg = <0x4a003b20 0xc>;
			ti,efuse-settings = <0x102ca0 0x0 0x11b340 0x4 0x127690 0x8>;
			ti,absolute-max-voltage-uv = <0x16e360>;
			phandle = <0x20f>;
		};

		vpe {
			compatible = "ti,vpe";
			ti,hwmods = "vpe";
			clocks = <0x80>;
			clock-names = "fck";
			reg = <0x489d0000 0x120 0x489d0300 0x20 0x489d0400 0x20 0x489d0500 0x20 0x489d0600 0x3c 0x489d0700 0x80 0x489d5700 0x18 0x489dd000 0x400>;
			reg-names = "vpe_top", "vpe_chr_us0", "vpe_chr_us1", "vpe_chr_us2", "vpe_dei", "sc", "csc", "vpdma";
			interrupts = <0x0 0x162 0x4>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
		};

		vip@0x48970000 {
			compatible = "ti,vip1";
			reg = <0x48970000 0x114 0x48975500 0xd8 0x48975700 0x18 0x48975800 0x80 0x48975a00 0xd8 0x48975c00 0x18 0x48975d00 0x80 0x4897d000 0x400>;
			reg-names = "vip", "parser0", "csc0", "sc0", "parser1", "csc1", "sc1", "vpdma";
			ti,hwmods = "vip1";
			interrupts = <0x0 0x15f 0x4 0x0 0x188 0x4>;
			syscon-pol = <0x8 0x534>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			status = "disabled";
			phandle = <0x210>;

			port@0 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				reg = <0x0>;
				status = "disabled";
				phandle = <0x211>;
			};

			port@1 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				reg = <0x1>;
				status = "disabled";
				phandle = <0xcf>;

				endpoint@0 {
					slave-mode;
					remote-endpoint = <0x124>;
				};
			};

			port@2 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				reg = <0x2>;
				status = "disabled";
				phandle = <0x212>;
			};

			port@3 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				reg = <0x3>;
				status = "disabled";
				phandle = <0x213>;
			};
		};

		cal@4845b000 {
			compatible = "ti,dra72-cal";
			ti,hwmods = "cal";
			reg = <0x4845b000 0x400 0x4845b800 0x40 0x4845b900 0x40>;
			reg-names = "cal_top", "cal_rx_core0", "cal_rx_core1";
			interrupts = <0x0 0x77 0x4>;
			syscon-camerrx = <0x8 0xe94>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			status = "disabled";
			phandle = <0x214>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;
					phandle = <0x215>;

					endpoint@0 {
						slave-mode;
						remote-endpoint = <0x125>;
						phandle = <0xd1>;
					};
				};

				port@1 {
					reg = <0x1>;
					phandle = <0x216>;
				};
			};
		};
	};

	thermal-zones {
		phandle = <0x217>;

		cpu_thermal {
			polling-delay-passive = <0xfa>;
			polling-delay = <0x1f4>;
			thermal-sensors = <0x126 0x0>;
			coefficients = <0x0 0x7d0>;
			phandle = <0x218>;

			trips {
				phandle = <0x219>;

				cpu_alert {
					temperature = <0x186a0>;
					hysteresis = <0x7d0>;
					type = "passive";
					phandle = <0x127>;
				};

				cpu_crit {
					temperature = <0x1d4c0>;
					hysteresis = <0x7d0>;
					type = "critical";
					phandle = <0x21a>;
				};
			};

			cooling-maps {
				phandle = <0x21b>;

				map0 {
					trip = <0x127>;
					cooling-device = <0x128 0xffffffff 0xffffffff>;
				};
			};
		};

		gpu_thermal {
			polling-delay-passive = <0xfa>;
			polling-delay = <0x1f4>;
			thermal-sensors = <0x126 0x1>;
			coefficients = <0x0 0x7d0>;
			phandle = <0x21c>;

			trips {

				gpu_crit {
					temperature = <0x1e848>;
					hysteresis = <0x7d0>;
					type = "critical";
					phandle = <0x21d>;
				};
			};
		};

		core_thermal {
			polling-delay-passive = <0xfa>;
			polling-delay = <0x1f4>;
			thermal-sensors = <0x126 0x2>;
			coefficients = <0x0 0x7d0>;
			phandle = <0x21e>;

			trips {

				core_crit {
					temperature = <0x1e848>;
					hysteresis = <0x7d0>;
					type = "critical";
					phandle = <0x21f>;
				};
			};
		};

		dspeve_thermal {
			polling-delay-passive = <0xfa>;
			polling-delay = <0x1f4>;
			thermal-sensors = <0x126 0x3>;
			coefficients = <0x0 0x7d0>;
			phandle = <0x220>;

			trips {

				dspeve_crit {
					temperature = <0x1e848>;
					hysteresis = <0x7d0>;
					type = "critical";
					phandle = <0x221>;
				};
			};
		};

		iva_thermal {
			polling-delay-passive = <0xfa>;
			polling-delay = <0x1f4>;
			thermal-sensors = <0x126 0x4>;
			coefficients = <0x0 0x7d0>;
			phandle = <0x222>;

			trips {

				iva_crit {
					temperature = <0x1e848>;
					hysteresis = <0x7d0>;
					type = "critical";
					phandle = <0x223>;
				};
			};
		};
	};

	pmu {
		compatible = "arm,cortex-a15-pmu";
		interrupt-parent = <0x7>;
		interrupts = <0x0 0x83 0x4>;
	};

	fixedregulator-evm12v0 {
		compatible = "regulator-fixed";
		regulator-name = "evm_12v0";
		regulator-min-microvolt = <0xb71b00>;
		regulator-max-microvolt = <0xb71b00>;
		regulator-always-on;
		regulator-boot-on;
		phandle = <0x129>;
	};

	fixedregulator-evm5v0 {
		compatible = "regulator-fixed";
		regulator-name = "evm_5v0";
		regulator-min-microvolt = <0x4c4b40>;
		regulator-max-microvolt = <0x4c4b40>;
		vin-supply = <0x129>;
		regulator-always-on;
		regulator-boot-on;
		phandle = <0xcc>;
	};

	fixedregulator-evm_3v6 {
		compatible = "regulator-fixed";
		regulator-name = "evm_3v6";
		regulator-min-microvolt = <0x36ee80>;
		regulator-max-microvolt = <0x36ee80>;
		vin-supply = <0xcc>;
		regulator-always-on;
		regulator-boot-on;
		phandle = <0x224>;
	};

	fixedregulator-vsys3v3 {
		compatible = "regulator-fixed";
		regulator-name = "vsys_3v3";
		regulator-min-microvolt = <0x325aa0>;
		regulator-max-microvolt = <0x325aa0>;
		vin-supply = <0x129>;
		regulator-always-on;
		regulator-boot-on;
		phandle = <0xcb>;
	};

	fixedregulator-evm_3v3 {
		compatible = "regulator-fixed";
		regulator-name = "evm_3v3";
		regulator-min-microvolt = <0x325aa0>;
		regulator-max-microvolt = <0x325aa0>;
		vin-supply = <0xcb>;
		regulator-always-on;
		regulator-boot-on;
		phandle = <0xc9>;
	};

	fixedregulator-aic_dvdd {
		compatible = "regulator-fixed";
		regulator-name = "aic_dvdd";
		vin-supply = <0xc9>;
		regulator-min-microvolt = <0x1b7740>;
		regulator-max-microvolt = <0x1b7740>;
		phandle = <0xca>;
	};

	fixedregulator-sd {
		compatible = "regulator-fixed";
		regulator-name = "evm_3v3_sd";
		regulator-min-microvolt = <0x325aa0>;
		regulator-max-microvolt = <0x325aa0>;
		vin-supply = <0xc9>;
		enable-active-high;
		gpio = <0x12a 0x5 0x0>;
		phandle = <0xd4>;
	};

	extcon_usb1 {
		compatible = "linux,extcon-usb-gpio";
		id-gpio = <0x12a 0x1 0x0>;
		status = "disabled";
		phandle = <0xf6>;
	};

	extcon_usb2 {
		compatible = "linux,extcon-usb-gpio";
		vbus-gpio = <0x12b 0x1e 0x0>;
		phandle = <0xf9>;
	};

	connector {
		compatible = "hdmi-connector";
		label = "hdmi";
		type = [61 00];
		phandle = <0x225>;

		port {

			endpoint {
				remote-endpoint = <0x12c>;
				phandle = <0x12e>;
			};
		};
	};

	encoder {
		compatible = "ti,tpd12s015";
		gpios = <0xce 0x4 0x0 0xce 0x5 0x0 0xc8 0xc 0x0>;
		phandle = <0x226>;

		ports {
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			port@0 {
				reg = <0x0>;

				endpoint {
					remote-endpoint = <0x12d>;
					phandle = <0x120>;
				};
			};

			port@1 {
				reg = <0x1>;

				endpoint {
					remote-endpoint = <0x12e>;
					phandle = <0x12c>;
				};
			};
		};
	};

	sound0 {
		compatible = "simple-audio-card";
		simple-audio-card,name = "DRA7xx-EVM";
		simple-audio-card,widgets = "Headphone", "Headphone Jack", "Line", "Line Out", "Microphone", "Mic Jack", "Line", "Line In";
		simple-audio-card,routing = "Headphone Jack", "HPLOUT", "Headphone Jack", "HPROUT", "Line Out", "LLOUT", "Line Out", "RLOUT", "MIC3L", "Mic Jack", "MIC3R", "Mic Jack", "Mic Jack", "Mic Bias", "LINE1L", "Line In", "LINE1R", "Line In";
		simple-audio-card,format = "dsp_b";
		simple-audio-card,bitclock-master = <0x12f>;
		simple-audio-card,frame-master = <0x12f>;
		simple-audio-card,bitclock-inversion;
		phandle = <0x227>;

		simple-audio-card,cpu {
			sound-dai = <0x130>;
			system-clock-frequency = <0x562200>;
			phandle = <0x12f>;
		};

		simple-audio-card,codec {
			sound-dai = <0x131>;
			clocks = <0x41>;
		};
	};

	clk_ov10633_fixed {
		#clock-cells = <0x0>;
		compatible = "fixed-clock";
		clock-frequency = <0x16e3600>;
		phandle = <0xcd>;
	};

	fixedregulator-mmcwl {
		compatible = "regulator-fixed";
		regulator-name = "vmmcwl_fixed";
		regulator-min-microvolt = <0x1b7740>;
		regulator-max-microvolt = <0x1b7740>;
		gpio = <0x132 0x8 0x0>;
		enable-active-high;
		phandle = <0x228>;
	};

	keypad@4ae1c000 {
		compatible = "ti,omap4-keypad";
		reg = <0x4ae1c000 0x80>;
		interrupts = <0x0 0x73 0x4>;
		keypad,num-rows = <0x3>;
		keypad,num-columns = <0x4>;
		linux,keymap = <0x41 0x10042 0x20043 0x30044 0x1000045 0x1010046 0x1020047 0x1030048 0x2000049 0x201004a 0x202004b 0x203004c>;
		status = "okay";
		phandle = <0x229>;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x80000000 0x0 0x20000000>;
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;

		ipu2-memory@95800000 {
			compatible = "shared-dma-pool";
			reg = <0x0 0x95800000 0x0 0x3800000>;
			reusable;
			status = "okay";
			phandle = <0xc1>;
		};

		dsp1-memory@99000000 {
			compatible = "shared-dma-pool";
			reg = <0x0 0x99000000 0x0 0x4000000>;
			reusable;
			status = "okay";
			phandle = <0xc7>;
		};

		ipu1-memory@9d000000 {
			compatible = "shared-dma-pool";
			reg = <0x0 0x9d000000 0x0 0x2000000>;
			reusable;
			status = "okay";
			phandle = <0xba>;
		};

		cmem_block_mem@a0000000 {
			reg = <0x0 0xa0000000 0x0 0xc000000>;
			no-map;
			status = "okay";
			phandle = <0x134>;
		};
	};

	gpio-regulator-TPS74801 {
		compatible = "regulator-gpio";
		regulator-name = "vddshv8";
		regulator-okmin-microvolt = <0x1b7740>;
		regulator-max-microvolt = <0x2dc6c0>;
		regulator-boot-on;
		vin-supply = <0xcc>;
		gpios = <0xc8 0xb 0x0>;
		states = <0x1b7740 0x0 0x2dc6c0 0x1>;
		phandle = <0xde>;
	};

	fixedregulator-evm_1v8 {
		compatible = "regulator-fixed";
		regulator-name = "evm_1v8";
		regulator-min-microvolt = <0x1b7740>;
		regulator-max-microvolt = <0x1b7740>;
		vin-supply = <0x133>;
		regulator-always-on;
		regulator-boot-on;
		phandle = <0x22a>;
	};

	gpio-poweroff {
		compatible = "gpio-poweroff";
		gpios = <0xc8 0x1e 0x0>;
		input;
		phandle = <0x22b>;
	};

	cmem {
		compatible = "ti,cmem";
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		#pool-size-cells = <0x2>;
		status = "okay";

		cmem_block@0 {
			reg = <0x0>;
			memory-region = <0x134>;
			cmem-buf-pools = <0x1 0x0 0xc000000>;
			phandle = <0x22c>;
		};
	};

	__symbols__ {
		gic = "/interrupt-controller@48211000";
		wakeupgen = "/interrupt-controller@48281000";
		cpu0 = "/cpus/cpu@0";
		cpu0_opp_table = "/opp-table";
		l4_cfg = "/ocp/l4@4a000000";
		scm = "/ocp/l4@4a000000/scm@2000";
		scm_conf = "/ocp/l4@4a000000/scm@2000/scm_conf@0";
		pbias_regulator = "/ocp/l4@4a000000/scm@2000/scm_conf@0/pbias_regulator@e00";
		pbias_mmc_reg = "/ocp/l4@4a000000/scm@2000/scm_conf@0/pbias_regulator@e00/pbias_mmc_omap5";
		scm_conf_clocks = "/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks";
		dss_deshdcp_clk = "/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/dss_deshdcp_clk@558";
		ehrpwm0_tbclk = "/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/ehrpwm0_tbclk@558";
		ehrpwm1_tbclk = "/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/ehrpwm1_tbclk@558";
		ehrpwm2_tbclk = "/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/ehrpwm2_tbclk@558";
		sys_32k_ck = "/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/sys_32k_ck";
		dra7_pmx_core = "/ocp/l4@4a000000/scm@2000/pinmux@1400";
		dcan1_pins_default = "/ocp/l4@4a000000/scm@2000/pinmux@1400/dcan1_pins_default";
		dcan1_pins_sleep = "/ocp/l4@4a000000/scm@2000/pinmux@1400/dcan1_pins_sleep";
		dcan2_pins_default = "/ocp/l4@4a000000/scm@2000/pinmux@1400/dcan2_pins_default";
		dcan2_pins_sleep = "/ocp/l4@4a000000/scm@2000/pinmux@1400/dcan2_pins_sleep";
		mmc1_pins_default = "/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_default";
		mmc1_pins_default_no_clk_pu = "/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_default_no_clk_pu";
		mmc1_pins_sdr12 = "/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_sdr12";
		mmc1_pins_hs = "/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_hs";
		mmc1_pins_sdr25 = "/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_sdr25";
		mmc1_pins_sdr50 = "/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_sdr50";
		mmc1_pins_ddr50_rev10 = "/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_ddr50_rev10";
		mmc1_pins_ddr50_rev20 = "/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_ddr50_rev20";
		mmc1_pins_sdr104 = "/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_sdr104";
		mmc2_pins_default = "/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc2_pins_default";
		mmc2_pins_hs = "/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc2_pins_hs";
		mmc2_pins_ddr_rev10 = "/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc2_pins_ddr_rev10";
		mmc2_pins_ddr_rev20 = "/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc2_pins_ddr_rev20";
		mmc2_pins_hs200 = "/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc2_pins_hs200";
		mmc4_pins_default = "/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc4_pins_default";
		scm_conf1 = "/ocp/l4@4a000000/scm@2000/scm_conf@1c04";
		scm_conf_pcie = "/ocp/l4@4a000000/scm@2000/scm_conf@1c24";
		sdma_xbar = "/ocp/l4@4a000000/scm@2000/dma-router@b78";
		edma_xbar = "/ocp/l4@4a000000/scm@2000/dma-router@c78";
		dra72_vip_mux = "/ocp/l4@4a000000/scm@2000/pinmux@4a002e8c";
		cm_core_aon = "/ocp/l4@4a000000/cm_core_aon@5000";
		cm_core_aon_clocks = "/ocp/l4@4a000000/cm_core_aon@5000/clocks";
		atl_clkin0_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/atl_clkin0_ck";
		atl_clkin1_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/atl_clkin1_ck";
		atl_clkin2_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/atl_clkin2_ck";
		atl_clkin3_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/atl_clkin3_ck";
		hdmi_clkin_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_clkin_ck";
		mlb_clkin_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/mlb_clkin_ck";
		mlbp_clkin_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/mlbp_clkin_ck";
		pciesref_acs_clk_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/pciesref_acs_clk_ck";
		ref_clkin0_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/ref_clkin0_ck";
		ref_clkin1_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/ref_clkin1_ck";
		ref_clkin2_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/ref_clkin2_ck";
		ref_clkin3_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/ref_clkin3_ck";
		rmii_clk_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/rmii_clk_ck";
		sdvenc_clkin_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/sdvenc_clkin_ck";
		secure_32k_clk_src_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/secure_32k_clk_src_ck";
		sys_clk32_crystal_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/sys_clk32_crystal_ck";
		sys_clk32_pseudo_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/sys_clk32_pseudo_ck";
		virt_12000000_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_12000000_ck";
		virt_13000000_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_13000000_ck";
		virt_16800000_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_16800000_ck";
		virt_19200000_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_19200000_ck";
		virt_20000000_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_20000000_ck";
		virt_26000000_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_26000000_ck";
		virt_27000000_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_27000000_ck";
		virt_38400000_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_38400000_ck";
		sys_clkin2 = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/sys_clkin2";
		usb_otg_clkin_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/usb_otg_clkin_ck";
		video1_clkin_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_clkin_ck";
		video1_m2_clkin_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_m2_clkin_ck";
		video2_clkin_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_clkin_ck";
		video2_m2_clkin_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_m2_clkin_ck";
		dpll_abe_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_ck@1e0";
		dpll_abe_x2_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_x2_ck";
		dpll_abe_m2x2_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_m2x2_ck@1f0";
		abe_clk = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/abe_clk@108";
		dpll_abe_m2_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_m2_ck@1f0";
		dpll_abe_m3x2_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_m3x2_ck@1f4";
		dpll_core_byp_mux = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_byp_mux@12c";
		dpll_core_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_ck@120";
		dpll_core_x2_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_x2_ck";
		dpll_core_h12x2_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h12x2_ck@13c";
		mpu_dpll_hs_clk_div = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/mpu_dpll_hs_clk_div";
		dpll_mpu_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_mpu_ck@160";
		dpll_mpu_m2_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_mpu_m2_ck@170";
		mpu_dclk_div = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/mpu_dclk_div";
		dsp_dpll_hs_clk_div = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dsp_dpll_hs_clk_div";
		dpll_dsp_byp_mux = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_byp_mux@240";
		dpll_dsp_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_ck@234";
		dpll_dsp_m2_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_m2_ck@244";
		iva_dpll_hs_clk_div = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/iva_dpll_hs_clk_div";
		dpll_iva_byp_mux = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_iva_byp_mux@1ac";
		dpll_iva_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_iva_ck@1a0";
		dpll_iva_m2_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_iva_m2_ck@1b0";
		iva_dclk = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/iva_dclk";
		dpll_gpu_byp_mux = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gpu_byp_mux@2e4";
		dpll_gpu_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gpu_ck@2d8";
		dpll_gpu_m2_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gpu_m2_ck@2e8";
		dpll_core_m2_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_m2_ck@130";
		core_dpll_out_dclk_div = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/core_dpll_out_dclk_div";
		dpll_ddr_byp_mux = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_byp_mux@21c";
		dpll_ddr_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_ck@210";
		dpll_ddr_m2_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_m2_ck@220";
		dpll_gmac_byp_mux = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_byp_mux@2b4";
		dpll_gmac_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_ck@2a8";
		dpll_gmac_m2_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_m2_ck@2b8";
		video2_dclk_div = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_dclk_div";
		video1_dclk_div = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_dclk_div";
		hdmi_dclk_div = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_dclk_div";
		per_dpll_hs_clk_div = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/per_dpll_hs_clk_div";
		usb_dpll_hs_clk_div = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/usb_dpll_hs_clk_div";
		eve_dpll_hs_clk_div = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/eve_dpll_hs_clk_div";
		dpll_eve_byp_mux = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_eve_byp_mux@290";
		dpll_eve_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_eve_ck@284";
		dpll_eve_m2_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_eve_m2_ck@294";
		eve_dclk_div = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/eve_dclk_div";
		dpll_core_h13x2_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h13x2_ck@140";
		dpll_core_h14x2_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h14x2_ck@144";
		dpll_core_h22x2_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h22x2_ck@154";
		dpll_core_h23x2_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h23x2_ck@158";
		dpll_core_h24x2_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h24x2_ck@15c";
		dpll_ddr_x2_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_x2_ck";
		dpll_ddr_h11x2_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_h11x2_ck@228";
		dpll_dsp_x2_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_x2_ck";
		dpll_dsp_m3x2_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_m3x2_ck@248";
		dpll_gmac_x2_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_x2_ck";
		dpll_gmac_h11x2_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_h11x2_ck@2c0";
		dpll_gmac_h12x2_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_h12x2_ck@2c4";
		dpll_gmac_h13x2_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_h13x2_ck@2c8";
		dpll_gmac_m3x2_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_m3x2_ck@2bc";
		gmii_m_clk_div = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/gmii_m_clk_div";
		hdmi_clk2_div = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_clk2_div";
		hdmi_div_clk = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_div_clk";
		l3_iclk_div = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/l3_iclk_div@100";
		l4_root_clk_div = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/l4_root_clk_div";
		video1_clk2_div = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_clk2_div";
		video1_div_clk = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_div_clk";
		video2_clk2_div = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_clk2_div";
		video2_div_clk = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_div_clk";
		ipu1_gfclk_mux = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/ipu1_gfclk_mux@520";
		mcasp1_ahclkr_mux = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/mcasp1_ahclkr_mux@550";
		mcasp1_ahclkx_mux = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/mcasp1_ahclkx_mux@550";
		mcasp1_aux_gfclk_mux = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/mcasp1_aux_gfclk_mux@550";
		timer5_gfclk_mux = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer5_gfclk_mux@558";
		timer6_gfclk_mux = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer6_gfclk_mux@560";
		timer7_gfclk_mux = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer7_gfclk_mux@568";
		timer8_gfclk_mux = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer8_gfclk_mux@570";
		uart6_gfclk_mux = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/uart6_gfclk_mux@580";
		dummy_ck = "/ocp/l4@4a000000/cm_core_aon@5000/clocks/dummy_ck";
		cm_core_aon_clockdomains = "/ocp/l4@4a000000/cm_core_aon@5000/clockdomains";
		cm_core = "/ocp/l4@4a000000/cm_core@8000";
		cm_core_clocks = "/ocp/l4@4a000000/cm_core@8000/clocks";
		dpll_pcie_ref_ck = "/ocp/l4@4a000000/cm_core@8000/clocks/dpll_pcie_ref_ck@200";
		dpll_pcie_ref_m2ldo_ck = "/ocp/l4@4a000000/cm_core@8000/clocks/dpll_pcie_ref_m2ldo_ck@210";
		apll_pcie_in_clk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_in_clk_mux@4ae06118";
		apll_pcie_ck = "/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_ck@21c";
		optfclk_pciephy1_32khz = "/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy1_32khz@4a0093b0";
		optfclk_pciephy2_32khz = "/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy2_32khz@4a0093b8";
		optfclk_pciephy_div = "/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy_div@4a00821c";
		optfclk_pciephy1_clk = "/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy1_clk@4a0093b0";
		optfclk_pciephy2_clk = "/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy2_clk@4a0093b8";
		optfclk_pciephy1_div_clk = "/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy1_div_clk@4a0093b0";
		optfclk_pciephy2_div_clk = "/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy2_div_clk@4a0093b8";
		apll_pcie_clkvcoldo = "/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_clkvcoldo";
		apll_pcie_clkvcoldo_div = "/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_clkvcoldo_div";
		apll_pcie_m2_ck = "/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_m2_ck";
		dpll_per_byp_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_byp_mux@14c";
		dpll_per_ck = "/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_ck@140";
		dpll_per_m2_ck = "/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_m2_ck@150";
		func_96m_aon_dclk_div = "/ocp/l4@4a000000/cm_core@8000/clocks/func_96m_aon_dclk_div";
		dpll_usb_byp_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_byp_mux@18c";
		dpll_usb_ck = "/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_ck@180";
		dpll_usb_m2_ck = "/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_m2_ck@190";
		dpll_pcie_ref_m2_ck = "/ocp/l4@4a000000/cm_core@8000/clocks/dpll_pcie_ref_m2_ck@210";
		dpll_per_x2_ck = "/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_x2_ck";
		dpll_per_h11x2_ck = "/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h11x2_ck@158";
		dpll_per_h12x2_ck = "/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h12x2_ck@15c";
		dpll_per_h13x2_ck = "/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h13x2_ck@160";
		dpll_per_h14x2_ck = "/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h14x2_ck@164";
		dpll_per_m2x2_ck = "/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_m2x2_ck@150";
		dpll_usb_clkdcoldo = "/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_clkdcoldo";
		func_128m_clk = "/ocp/l4@4a000000/cm_core@8000/clocks/func_128m_clk";
		func_12m_fclk = "/ocp/l4@4a000000/cm_core@8000/clocks/func_12m_fclk";
		func_24m_clk = "/ocp/l4@4a000000/cm_core@8000/clocks/func_24m_clk";
		func_48m_fclk = "/ocp/l4@4a000000/cm_core@8000/clocks/func_48m_fclk";
		func_96m_fclk = "/ocp/l4@4a000000/cm_core@8000/clocks/func_96m_fclk";
		l3init_60m_fclk = "/ocp/l4@4a000000/cm_core@8000/clocks/l3init_60m_fclk@104";
		clkout2_clk = "/ocp/l4@4a000000/cm_core@8000/clocks/clkout2_clk@6b0";
		l3init_960m_gfclk = "/ocp/l4@4a000000/cm_core@8000/clocks/l3init_960m_gfclk@6c0";
		dss_32khz_clk = "/ocp/l4@4a000000/cm_core@8000/clocks/dss_32khz_clk@1120";
		dss_48mhz_clk = "/ocp/l4@4a000000/cm_core@8000/clocks/dss_48mhz_clk@1120";
		dss_dss_clk = "/ocp/l4@4a000000/cm_core@8000/clocks/dss_dss_clk@1120";
		dss_hdmi_clk = "/ocp/l4@4a000000/cm_core@8000/clocks/dss_hdmi_clk@1120";
		dss_video1_clk = "/ocp/l4@4a000000/cm_core@8000/clocks/dss_video1_clk@1120";
		dss_video2_clk = "/ocp/l4@4a000000/cm_core@8000/clocks/dss_video2_clk@1120";
		gpio2_dbclk = "/ocp/l4@4a000000/cm_core@8000/clocks/gpio2_dbclk@1760";
		gpio3_dbclk = "/ocp/l4@4a000000/cm_core@8000/clocks/gpio3_dbclk@1768";
		gpio4_dbclk = "/ocp/l4@4a000000/cm_core@8000/clocks/gpio4_dbclk@1770";
		gpio5_dbclk = "/ocp/l4@4a000000/cm_core@8000/clocks/gpio5_dbclk@1778";
		gpio6_dbclk = "/ocp/l4@4a000000/cm_core@8000/clocks/gpio6_dbclk@1780";
		gpio7_dbclk = "/ocp/l4@4a000000/cm_core@8000/clocks/gpio7_dbclk@1810";
		gpio8_dbclk = "/ocp/l4@4a000000/cm_core@8000/clocks/gpio8_dbclk@1818";
		mmc1_clk32k = "/ocp/l4@4a000000/cm_core@8000/clocks/mmc1_clk32k@1328";
		mmc2_clk32k = "/ocp/l4@4a000000/cm_core@8000/clocks/mmc2_clk32k@1330";
		mmc3_clk32k = "/ocp/l4@4a000000/cm_core@8000/clocks/mmc3_clk32k@1820";
		mmc4_clk32k = "/ocp/l4@4a000000/cm_core@8000/clocks/mmc4_clk32k@1828";
		sata_ref_clk = "/ocp/l4@4a000000/cm_core@8000/clocks/sata_ref_clk@1388";
		usb_otg_ss1_refclk960m = "/ocp/l4@4a000000/cm_core@8000/clocks/usb_otg_ss1_refclk960m@13f0";
		usb_otg_ss2_refclk960m = "/ocp/l4@4a000000/cm_core@8000/clocks/usb_otg_ss2_refclk960m@1340";
		usb_phy1_always_on_clk32k = "/ocp/l4@4a000000/cm_core@8000/clocks/usb_phy1_always_on_clk32k@640";
		usb_phy2_always_on_clk32k = "/ocp/l4@4a000000/cm_core@8000/clocks/usb_phy2_always_on_clk32k@688";
		usb_phy3_always_on_clk32k = "/ocp/l4@4a000000/cm_core@8000/clocks/usb_phy3_always_on_clk32k@698";
		atl_dpll_clk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/atl_dpll_clk_mux@c00";
		atl_gfclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/atl_gfclk_mux@c00";
		rmii_50mhz_clk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/rmii_50mhz_clk_mux@13d0";
		gmac_rft_clk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/gmac_rft_clk_mux@13d0";
		gpu_core_gclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/gpu_core_gclk_mux@1220";
		gpu_hyd_gclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/gpu_hyd_gclk_mux@1220";
		l3instr_ts_gclk_div = "/ocp/l4@4a000000/cm_core@8000/clocks/l3instr_ts_gclk_div@e50";
		mcasp2_ahclkr_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/mcasp2_ahclkr_mux@1860";
		mcasp2_ahclkx_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/mcasp2_ahclkx_mux@1860";
		mcasp2_aux_gfclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/mcasp2_aux_gfclk_mux@1860";
		mcasp3_ahclkx_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/mcasp3_ahclkx_mux@1868";
		mcasp3_aux_gfclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/mcasp3_aux_gfclk_mux@1868";
		mcasp4_ahclkx_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/mcasp4_ahclkx_mux@1898";
		mcasp4_aux_gfclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/mcasp4_aux_gfclk_mux@1898";
		mcasp5_ahclkx_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/mcasp5_ahclkx_mux@1878";
		mcasp5_aux_gfclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/mcasp5_aux_gfclk_mux@1878";
		mcasp6_ahclkx_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/mcasp6_ahclkx_mux@1904";
		mcasp6_aux_gfclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/mcasp6_aux_gfclk_mux@1904";
		mcasp7_ahclkx_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/mcasp7_ahclkx_mux@1908";
		mcasp7_aux_gfclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/mcasp7_aux_gfclk_mux@1908";
		mcasp8_ahclkx_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/mcasp8_ahclkx_mux@1890";
		mcasp8_aux_gfclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/mcasp8_aux_gfclk_mux@1890";
		mmc1_fclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/mmc1_fclk_mux@1328";
		mmc1_fclk_div = "/ocp/l4@4a000000/cm_core@8000/clocks/mmc1_fclk_div@1328";
		mmc2_fclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/mmc2_fclk_mux@1330";
		mmc2_fclk_div = "/ocp/l4@4a000000/cm_core@8000/clocks/mmc2_fclk_div@1330";
		mmc3_gfclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/mmc3_gfclk_mux@1820";
		mmc3_gfclk_div = "/ocp/l4@4a000000/cm_core@8000/clocks/mmc3_gfclk_div@1820";
		mmc4_gfclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/mmc4_gfclk_mux@1828";
		mmc4_gfclk_div = "/ocp/l4@4a000000/cm_core@8000/clocks/mmc4_gfclk_div@1828";
		qspi_gfclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/qspi_gfclk_mux@1838";
		qspi_gfclk_div = "/ocp/l4@4a000000/cm_core@8000/clocks/qspi_gfclk_div@1838";
		timer10_gfclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/timer10_gfclk_mux@1728";
		timer11_gfclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/timer11_gfclk_mux@1730";
		timer13_gfclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/timer13_gfclk_mux@17c8";
		timer14_gfclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/timer14_gfclk_mux@17d0";
		timer15_gfclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/timer15_gfclk_mux@17d8";
		timer16_gfclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/timer16_gfclk_mux@1830";
		timer2_gfclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/timer2_gfclk_mux@1738";
		timer3_gfclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/timer3_gfclk_mux@1740";
		timer4_gfclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/timer4_gfclk_mux@1748";
		timer9_gfclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/timer9_gfclk_mux@1750";
		uart1_gfclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/uart1_gfclk_mux@1840";
		uart2_gfclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/uart2_gfclk_mux@1848";
		uart3_gfclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/uart3_gfclk_mux@1850";
		uart4_gfclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/uart4_gfclk_mux@1858";
		uart5_gfclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/uart5_gfclk_mux@1870";
		uart7_gfclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/uart7_gfclk_mux@18d0";
		uart8_gfclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/uart8_gfclk_mux@18e0";
		uart9_gfclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/uart9_gfclk_mux@18e8";
		vip1_gclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/vip1_gclk_mux@1020";
		vip2_gclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/vip2_gclk_mux@1028";
		vip3_gclk_mux = "/ocp/l4@4a000000/cm_core@8000/clocks/vip3_gclk_mux@1030";
		cm_core_clockdomains = "/ocp/l4@4a000000/cm_core@8000/clockdomains";
		coreaon_clkdm = "/ocp/l4@4a000000/cm_core@8000/clockdomains/coreaon_clkdm";
		l4_wkup = "/ocp/l4@4ae00000";
		counter32k = "/ocp/l4@4ae00000/counter@4000";
		prm = "/ocp/l4@4ae00000/prm@6000";
		prm_clocks = "/ocp/l4@4ae00000/prm@6000/clocks";
		sys_clkin1 = "/ocp/l4@4ae00000/prm@6000/clocks/sys_clkin1@110";
		abe_dpll_sys_clk_mux = "/ocp/l4@4ae00000/prm@6000/clocks/abe_dpll_sys_clk_mux@118";
		abe_dpll_bypass_clk_mux = "/ocp/l4@4ae00000/prm@6000/clocks/abe_dpll_bypass_clk_mux@114";
		abe_dpll_clk_mux = "/ocp/l4@4ae00000/prm@6000/clocks/abe_dpll_clk_mux@10c";
		abe_24m_fclk = "/ocp/l4@4ae00000/prm@6000/clocks/abe_24m_fclk@11c";
		aess_fclk = "/ocp/l4@4ae00000/prm@6000/clocks/aess_fclk@178";
		abe_giclk_div = "/ocp/l4@4ae00000/prm@6000/clocks/abe_giclk_div@174";
		abe_lp_clk_div = "/ocp/l4@4ae00000/prm@6000/clocks/abe_lp_clk_div@1d8";
		abe_sys_clk_div = "/ocp/l4@4ae00000/prm@6000/clocks/abe_sys_clk_div@120";
		adc_gfclk_mux = "/ocp/l4@4ae00000/prm@6000/clocks/adc_gfclk_mux@1dc";
		sys_clk1_dclk_div = "/ocp/l4@4ae00000/prm@6000/clocks/sys_clk1_dclk_div@1c8";
		sys_clk2_dclk_div = "/ocp/l4@4ae00000/prm@6000/clocks/sys_clk2_dclk_div@1cc";
		per_abe_x1_dclk_div = "/ocp/l4@4ae00000/prm@6000/clocks/per_abe_x1_dclk_div@1bc";
		dsp_gclk_div = "/ocp/l4@4ae00000/prm@6000/clocks/dsp_gclk_div@18c";
		gpu_dclk = "/ocp/l4@4ae00000/prm@6000/clocks/gpu_dclk@1a0";
		emif_phy_dclk_div = "/ocp/l4@4ae00000/prm@6000/clocks/emif_phy_dclk_div@190";
		gmac_250m_dclk_div = "/ocp/l4@4ae00000/prm@6000/clocks/gmac_250m_dclk_div@19c";
		gmac_main_clk = "/ocp/l4@4ae00000/prm@6000/clocks/gmac_main_clk";
		l3init_480m_dclk_div = "/ocp/l4@4ae00000/prm@6000/clocks/l3init_480m_dclk_div@1ac";
		usb_otg_dclk_div = "/ocp/l4@4ae00000/prm@6000/clocks/usb_otg_dclk_div@184";
		sata_dclk_div = "/ocp/l4@4ae00000/prm@6000/clocks/sata_dclk_div@1c0";
		pcie2_dclk_div = "/ocp/l4@4ae00000/prm@6000/clocks/pcie2_dclk_div@1b8";
		pcie_dclk_div = "/ocp/l4@4ae00000/prm@6000/clocks/pcie_dclk_div@1b4";
		emu_dclk_div = "/ocp/l4@4ae00000/prm@6000/clocks/emu_dclk_div@194";
		secure_32k_dclk_div = "/ocp/l4@4ae00000/prm@6000/clocks/secure_32k_dclk_div@1c4";
		clkoutmux0_clk_mux = "/ocp/l4@4ae00000/prm@6000/clocks/clkoutmux0_clk_mux@158";
		clkoutmux1_clk_mux = "/ocp/l4@4ae00000/prm@6000/clocks/clkoutmux1_clk_mux@15c";
		clkoutmux2_clk_mux = "/ocp/l4@4ae00000/prm@6000/clocks/clkoutmux2_clk_mux@160";
		custefuse_sys_gfclk_div = "/ocp/l4@4ae00000/prm@6000/clocks/custefuse_sys_gfclk_div";
		eve_clk = "/ocp/l4@4ae00000/prm@6000/clocks/eve_clk@180";
		hdmi_dpll_clk_mux = "/ocp/l4@4ae00000/prm@6000/clocks/hdmi_dpll_clk_mux@164";
		mlb_clk = "/ocp/l4@4ae00000/prm@6000/clocks/mlb_clk@134";
		mlbp_clk = "/ocp/l4@4ae00000/prm@6000/clocks/mlbp_clk@130";
		per_abe_x1_gfclk2_div = "/ocp/l4@4ae00000/prm@6000/clocks/per_abe_x1_gfclk2_div@138";
		timer_sys_clk_div = "/ocp/l4@4ae00000/prm@6000/clocks/timer_sys_clk_div@144";
		video1_dpll_clk_mux = "/ocp/l4@4ae00000/prm@6000/clocks/video1_dpll_clk_mux@168";
		video2_dpll_clk_mux = "/ocp/l4@4ae00000/prm@6000/clocks/video2_dpll_clk_mux@16c";
		wkupaon_iclk_mux = "/ocp/l4@4ae00000/prm@6000/clocks/wkupaon_iclk_mux@108";
		gpio1_dbclk = "/ocp/l4@4ae00000/prm@6000/clocks/gpio1_dbclk@1838";
		dcan1_sys_clk_mux = "/ocp/l4@4ae00000/prm@6000/clocks/dcan1_sys_clk_mux@1888";
		timer1_gfclk_mux = "/ocp/l4@4ae00000/prm@6000/clocks/timer1_gfclk_mux@1840";
		uart10_gfclk_mux = "/ocp/l4@4ae00000/prm@6000/clocks/uart10_gfclk_mux@1880";
		prm_clockdomains = "/ocp/l4@4ae00000/prm@6000/clockdomains";
		scm_wkup = "/ocp/l4@4ae00000/scm_conf@c000";
		pcie1_rc = "/ocp/axi@0/pcie@51000000";
		pcie1_intc = "/ocp/axi@0/pcie@51000000/interrupt-controller";
		pcie1_ep = "/ocp/axi@0/pcie_ep@51000000";
		pcie2_rc = "/ocp/axi@1/pcie@51800000";
		pcie2_intc = "/ocp/axi@1/pcie@51800000/interrupt-controller";
		ocmcram1 = "/ocp/ocmcram@40300000";
		ocmcram2 = "/ocp/ocmcram@40400000";
		ocmcram3 = "/ocp/ocmcram@40500000";
		bandgap = "/ocp/bandgap@4a0021e0";
		dsp1_system = "/ocp/dsp_system@40d00000";
		dra7_iodelay_core = "/ocp/padconf@4844a000";
		mmc1_iodelay_ddr50_conf = "/ocp/padconf@4844a000/mmc1_iodelay_ddr50_conf";
		mmc1_iodelay_sdr104_rev10_conf = "/ocp/padconf@4844a000/mmc1_iodelay_sdr104_rev10_conf";
		mmc1_iodelay_sdr104_rev20_conf = "/ocp/padconf@4844a000/mmc1_iodelay_sdr104_rev20_conf";
		mmc2_iodelay_ddr_conf = "/ocp/padconf@4844a000/mmc2_iodelay_ddr_conf";
		mmc2_iodelay_hs200_rev10_conf = "/ocp/padconf@4844a000/mmc2_iodelay_hs200_rev10_conf";
		mmc2_iodelay_hs200_rev20_conf = "/ocp/padconf@4844a000/mmc2_iodelay_hs200_rev20_conf";
		sdma = "/ocp/dma-controller@4a056000";
		edma = "/ocp/edma@43300000";
		edma_tptc0 = "/ocp/tptc@43400000";
		edma_tptc1 = "/ocp/tptc@43500000";
		gpio1 = "/ocp/gpio@4ae10000";
		gpio2 = "/ocp/gpio@48055000";
		gpio3 = "/ocp/gpio@48057000";
		gpio4 = "/ocp/gpio@48059000";
		gpio5 = "/ocp/gpio@4805b000";
		gpio6 = "/ocp/gpio@4805d000";
		gpio7 = "/ocp/gpio@48051000";
		gpio8 = "/ocp/gpio@48053000";
		uart1 = "/ocp/serial@4806a000";
		uart2 = "/ocp/serial@4806c000";
		uart3 = "/ocp/serial@48020000";
		uart4 = "/ocp/serial@4806e000";
		uart5 = "/ocp/serial@48066000";
		uart6 = "/ocp/serial@48068000";
		uart7 = "/ocp/serial@48420000";
		uart8 = "/ocp/serial@48422000";
		uart9 = "/ocp/serial@48424000";
		uart10 = "/ocp/serial@4ae2b000";
		mailbox1 = "/ocp/mailbox@4a0f4000";
		mailbox2 = "/ocp/mailbox@4883a000";
		mailbox3 = "/ocp/mailbox@4883c000";
		mailbox4 = "/ocp/mailbox@4883e000";
		mailbox5 = "/ocp/mailbox@48840000";
		mbox_ipu1_ipc3x = "/ocp/mailbox@48840000/mbox_ipu1_ipc3x";
		mbox_dsp1_ipc3x = "/ocp/mailbox@48840000/mbox_dsp1_ipc3x";
		mailbox6 = "/ocp/mailbox@48842000";
		mbox_ipu2_ipc3x = "/ocp/mailbox@48842000/mbox_ipu2_ipc3x";
		mailbox7 = "/ocp/mailbox@48844000";
		mailbox8 = "/ocp/mailbox@48846000";
		mailbox9 = "/ocp/mailbox@4885e000";
		mailbox10 = "/ocp/mailbox@48860000";
		mailbox11 = "/ocp/mailbox@48862000";
		mailbox12 = "/ocp/mailbox@48864000";
		mailbox13 = "/ocp/mailbox@48802000";
		timer1 = "/ocp/timer@4ae18000";
		timer2 = "/ocp/timer@48032000";
		timer3 = "/ocp/timer@48034000";
		timer4 = "/ocp/timer@48036000";
		timer5 = "/ocp/timer@48820000";
		timer6 = "/ocp/timer@48822000";
		timer7 = "/ocp/timer@48824000";
		timer8 = "/ocp/timer@48826000";
		timer9 = "/ocp/timer@4803e000";
		timer10 = "/ocp/timer@48086000";
		timer11 = "/ocp/timer@48088000";
		timer12 = "/ocp/timer@4ae20000";
		timer13 = "/ocp/timer@48828000";
		timer14 = "/ocp/timer@4882a000";
		timer15 = "/ocp/timer@4882c000";
		timer16 = "/ocp/timer@4882e000";
		wdt2 = "/ocp/wdt@4ae14000";
		hwspinlock = "/ocp/spinlock@4a0f6000";
		ipu1 = "/ocp/ipu@58820000";
		ipu2 = "/ocp/ipu@55020000";
		dsp1 = "/ocp/dsp@40800000";
		i2c1 = "/ocp/i2c@48070000";
		pcf_lcd = "/ocp/i2c@48070000/gpio@20";
		pcf_gpio_21 = "/ocp/i2c@48070000/gpio@21";
		tlv320aic3106 = "/ocp/i2c@48070000/tlv320aic3106@19";
		lp8733 = "/ocp/i2c@48070000/lp8733@60";
		lp8733_regulators = "/ocp/i2c@48070000/lp8733@60/regulators";
		lp8733_buck0_reg = "/ocp/i2c@48070000/lp8733@60/regulators/buck0";
		lp8733_buck1_reg = "/ocp/i2c@48070000/lp8733@60/regulators/buck1";
		lp8733_ldo0_reg = "/ocp/i2c@48070000/lp8733@60/regulators/ldo0";
		lp8733_ldo1_reg = "/ocp/i2c@48070000/lp8733@60/regulators/ldo1";
		lp8732 = "/ocp/i2c@48070000/lp8732@61";
		lp8732_regulators = "/ocp/i2c@48070000/lp8732@61/regulators";
		lp8732_buck0_reg = "/ocp/i2c@48070000/lp8732@61/regulators/buck0";
		lp8732_buck1_reg = "/ocp/i2c@48070000/lp8732@61/regulators/buck1";
		lp8732_ldo0_reg = "/ocp/i2c@48070000/lp8732@61/regulators/ldo0";
		lp8732_ldo1_reg = "/ocp/i2c@48070000/lp8732@61/regulators/ldo1";
		i2c2 = "/ocp/i2c@48072000";
		i2c3 = "/ocp/i2c@48060000";
		i2c4 = "/ocp/i2c@4807a000";
		i2c5 = "/ocp/i2c@4807c000";
		pcf_hdmi = "/ocp/i2c@4807c000/pcf8575@26";
		onboardLI = "/ocp/i2c@4807c000/ov10633@37/port/endpoint";
		gpio_csi2_adap = "/ocp/i2c@4807c000/tca6416@20";
		csi2_cam0 = "/ocp/i2c@4807c000/ov490@24/port/endpoint@0";
		mmc1 = "/ocp/mmc@4809c000";
		mmc2 = "/ocp/mmc@480b4000";
		mmc3 = "/ocp/mmc@480ad000";
		mmc4 = "/ocp/mmc@480d1000";
		mmu0_dsp1 = "/ocp/mmu@40d01000";
		mmu1_dsp1 = "/ocp/mmu@40d02000";
		mmu_ipu1 = "/ocp/mmu@58882000";
		mmu_ipu2 = "/ocp/mmu@55082000";
		pruss_soc_bus1 = "/ocp/pruss_soc_bus@4b226004";
		pruss1 = "/ocp/pruss_soc_bus@4b226004/pruss@0";
		pruss1_mem = "/ocp/pruss_soc_bus@4b226004/pruss@0/memories@0";
		pruss1_cfg = "/ocp/pruss_soc_bus@4b226004/pruss@0/cfg@26000";
		pruss1_mii_rt = "/ocp/pruss_soc_bus@4b226004/pruss@0/mii_rt@32000";
		pruss1_intc = "/ocp/pruss_soc_bus@4b226004/pruss@0/intc@20000";
		pru1_0 = "/ocp/pruss_soc_bus@4b226004/pruss@0/pru@34000";
		pru1_1 = "/ocp/pruss_soc_bus@4b226004/pruss@0/pru@38000";
		pruss1_mdio = "/ocp/pruss_soc_bus@4b226004/pruss@0/mdio@32400";
		pruss_soc_bus2 = "/ocp/pruss_soc_bus@4b2a6004";
		pruss2 = "/ocp/pruss_soc_bus@4b2a6004/pruss@0";
		pruss2_mem = "/ocp/pruss_soc_bus@4b2a6004/pruss@0/memories@0";
		pruss2_cfg = "/ocp/pruss_soc_bus@4b2a6004/pruss@0/cfg@26000";
		pruss2_iep = "/ocp/pruss_soc_bus@4b2a6004/pruss@0/iep@2e000";
		pruss2_mii_rt = "/ocp/pruss_soc_bus@4b2a6004/pruss@0/mii_rt@32000";
		pruss2_intc = "/ocp/pruss_soc_bus@4b2a6004/pruss@0/intc@20000";
		pru2_0 = "/ocp/pruss_soc_bus@4b2a6004/pruss@0/pru@34000";
		pru2_1 = "/ocp/pruss_soc_bus@4b2a6004/pruss@0/pru@38000";
		pruss2_mdio = "/ocp/pruss_soc_bus@4b2a6004/pruss@0/mdio@32400";
		abb_mpu = "/ocp/regulator-abb-mpu";
		abb_ivahd = "/ocp/regulator-abb-ivahd";
		abb_dspeve = "/ocp/regulator-abb-dspeve";
		abb_gpu = "/ocp/regulator-abb-gpu";
		mcspi1 = "/ocp/spi@48098000";
		mcspi2 = "/ocp/spi@4809a000";
		mcspi3 = "/ocp/spi@480b8000";
		mcspi4 = "/ocp/spi@480ba000";
		qspi = "/ocp/qspi@4b300000";
		sata_phy = "/ocp/ocp2scp@4a090000/phy@4A096000";
		pcie1_phy = "/ocp/ocp2scp@4a090000/pciephy@4a094000";
		pcie2_phy = "/ocp/ocp2scp@4a090000/pciephy@4a095000";
		sata = "/ocp/sata@4a141100";
		rtc = "/ocp/rtc@48838000";
		usb2_phy1 = "/ocp/ocp2scp@4a080000/phy@4a084000";
		usb2_phy2 = "/ocp/ocp2scp@4a080000/phy@4a085000";
		usb3_phy1 = "/ocp/ocp2scp@4a080000/phy@4a084400";
		omap_dwc3_1 = "/ocp/omap_dwc3_1@48880000";
		usb1 = "/ocp/omap_dwc3_1@48880000/usb@48890000";
		omap_dwc3_2 = "/ocp/omap_dwc3_2@488c0000";
		usb2 = "/ocp/omap_dwc3_2@488c0000/usb@488d0000";
		omap_dwc3_3 = "/ocp/omap_dwc3_3@48900000";
		usb3 = "/ocp/omap_dwc3_3@48900000/usb@48910000";
		elm = "/ocp/elm@48078000";
		gpmc = "/ocp/gpmc@50000000";
		atl = "/ocp/atl@4843c000";
		mcasp1 = "/ocp/mcasp@48460000";
		mcasp2 = "/ocp/mcasp@48464000";
		mcasp3 = "/ocp/mcasp@48468000";
		mcasp4 = "/ocp/mcasp@4846c000";
		mcasp5 = "/ocp/mcasp@48470000";
		mcasp6 = "/ocp/mcasp@48474000";
		mcasp7 = "/ocp/mcasp@48478000";
		mcasp8 = "/ocp/mcasp@4847c000";
		crossbar_mpu = "/ocp/crossbar@4a002a48";
		mac = "/ocp/ethernet@48484000";
		davinci_mdio = "/ocp/ethernet@48484000/mdio@48485000";
		phy0 = "/ocp/ethernet@48484000/mdio@48485000/ethernet-phy@0";
		cpsw_emac0 = "/ocp/ethernet@48484000/slave@48480200";
		cpsw_emac1 = "/ocp/ethernet@48484000/slave@48480300";
		phy_sel = "/ocp/ethernet@48484000/cpsw-phy-sel@4a002554";
		dcan1 = "/ocp/can@481cc000";
		dcan2 = "/ocp/can@481d0000";
		gpu = "/ocp/gpu@56000000";
		bb2d = "/ocp/bb2d@59000000";
		dss = "/ocp/dss@58000000";
		hdmi = "/ocp/dss@58000000/encoder@58060000";
		hdmi_out = "/ocp/dss@58000000/encoder@58060000/port/endpoint";
		epwmss0 = "/ocp/epwmss@4843e000";
		ehrpwm0 = "/ocp/epwmss@4843e000/pwm@4843e200";
		ecap0 = "/ocp/epwmss@4843e000/ecap@4843e100";
		epwmss1 = "/ocp/epwmss@48440000";
		ehrpwm1 = "/ocp/epwmss@48440000/pwm@48440200";
		ecap1 = "/ocp/epwmss@48440000/ecap@48440100";
		epwmss2 = "/ocp/epwmss@48442000";
		ehrpwm2 = "/ocp/epwmss@48442000/pwm@48442200";
		ecap2 = "/ocp/epwmss@48442000/ecap@48442100";
		aes1 = "/ocp/aes@4b500000";
		aes2 = "/ocp/aes@4b700000";
		des = "/ocp/des@480a5000";
		sham = "/ocp/sham@53100000";
		rng = "/ocp/rng@48090000";
		opp_supply_mpu = "/ocp/opp-supply@4a003b20";
		vip1 = "/ocp/vip@0x48970000";
		vin1a = "/ocp/vip@0x48970000/port@0";
		vin2a = "/ocp/vip@0x48970000/port@1";
		vin1b = "/ocp/vip@0x48970000/port@2";
		vin2b = "/ocp/vip@0x48970000/port@3";
		cal = "/ocp/cal@4845b000";
		csi2_0 = "/ocp/cal@4845b000/ports/port@0";
		csi2_phy0 = "/ocp/cal@4845b000/ports/port@0/endpoint@0";
		csi2_1 = "/ocp/cal@4845b000/ports/port@1";
		thermal_zones = "/thermal-zones";
		cpu_thermal = "/thermal-zones/cpu_thermal";
		cpu_trips = "/thermal-zones/cpu_thermal/trips";
		cpu_alert0 = "/thermal-zones/cpu_thermal/trips/cpu_alert";
		cpu_crit = "/thermal-zones/cpu_thermal/trips/cpu_crit";
		cpu_cooling_maps = "/thermal-zones/cpu_thermal/cooling-maps";
		gpu_thermal = "/thermal-zones/gpu_thermal";
		gpu_crit = "/thermal-zones/gpu_thermal/trips/gpu_crit";
		core_thermal = "/thermal-zones/core_thermal";
		core_crit = "/thermal-zones/core_thermal/trips/core_crit";
		dspeve_thermal = "/thermal-zones/dspeve_thermal";
		dspeve_crit = "/thermal-zones/dspeve_thermal/trips/dspeve_crit";
		iva_thermal = "/thermal-zones/iva_thermal";
		iva_crit = "/thermal-zones/iva_thermal/trips/iva_crit";
		evm_12v0 = "/fixedregulator-evm12v0";
		evm_5v0 = "/fixedregulator-evm5v0";
		evm_3v6 = "/fixedregulator-evm_3v6";
		vsys_3v3 = "/fixedregulator-vsys3v3";
		evm_3v3_sw = "/fixedregulator-evm_3v3";
		aic_dvdd = "/fixedregulator-aic_dvdd";
		evm_3v3_sd = "/fixedregulator-sd";
		extcon_usb1 = "/extcon_usb1";
		extcon_usb2 = "/extcon_usb2";
		hdmi0 = "/connector";
		hdmi_connector_in = "/connector/port/endpoint";
		tpd12s015 = "/encoder";
		tpd12s015_in = "/encoder/ports/port@0/endpoint";
		tpd12s015_out = "/encoder/ports/port@1/endpoint";
		sound0 = "/sound0";
		sound0_master = "/sound0/simple-audio-card,cpu";
		clk_ov10633_fixed = "/clk_ov10633_fixed";
		vmmcwl_fixed = "/fixedregulator-mmcwl";
		keypad = "/keypad@4ae1c000";
		ipu2_memory_region = "/reserved-memory/ipu2-memory@95800000";
		dsp1_memory_region = "/reserved-memory/dsp1-memory@99000000";
		ipu1_memory_region = "/reserved-memory/ipu1-memory@9d000000";
		cmem_block_mem_0 = "/reserved-memory/cmem_block_mem@a0000000";
		vpo_sd_1v8_3v3 = "/gpio-regulator-TPS74801";
		evm_1v8_sw = "/fixedregulator-evm_1v8";
		poweroff = "/gpio-poweroff";
		cmem_block_0 = "/cmem/cmem_block@0";
	};
};