

AM62D EVM

TABLE OF CONTENTS

PAGE	CONTENTS
01	TABLE OF CONTENTS
02	REVISION HISTORY
03	LINK TO DESIGN COLLATERALS AND FAQs
04	BLOCK DIAGRAM AM62D EVM
05	BLOCK DIAGRAM XDS110 DEBUGGER
06	POWER ARCHITECTURE BLOCK DIAGRAM
07	POWER SEQUENCE
08	I2C TREE
09	GPIO MAPPING TABLE
10	USB TYPE-C POWER
11	USB TYPE-C POWER CONNECTOR
12	PRE-REGULATOR POWER SUPPLY
13	SOC POWER SUPPLY PMIC - 1
14	SOC POWER SUPPLY PMIC - 2
15	SOC POWER SUPPLIES - LDOs
16	SOC POWER SUPPLIES, SUPPLY RAILS AND SOC GROUND VSS
17	SOC POWER SUPPLIES - DECAPS 1
18	SOC POWER SUPPLIES - DECAPS 2
19	SOC WKUP /MCU DOMAIN & OSCILLATOR AND CLOCK BUFFER
20	CPLD CLOCK GENERATION
21	SOC RESET -1
22	SOC RESET -2
23	BOOT MODE SWITCHES
24	SoC DDR AND LPDDR4 DEVICE INTERFACE
25	SOC OSPI INTERFACE AND OSPI DEVICE INTERFACE
26	SOC MMC[0:2] INTERFACE AND eMMC FLASH + RESET
27	SD CARD - LOAD SWITCH, LOAD SWITCH RESET LOGIC
28	SOC PERIPHERALS 1 - GPMC AND CPSW3G ETHERNET INTERFACE
29	SOC PERIPHERALS 2 - USB AND CSI INTERFACE(UNUSED)
30	SOC PERIPHERALS 3 - McASP, UART, SPI, I2C, MCAN, JTAG
31	CPSW3G RGMII_1 ETHERNET CONNECTOR 1
32	CPSW3G RGMII_2 ETHERNET CONNECTOR 2
33	POWER SUPPLY (CORE) FOR ETHERNET CONNECTOR
34	USB0 TYPE-C DRP
35	USB1 TYPE-A CONNECTOR, VBUS DIVIDER & POWER SWITCH
36	CPLD 1
37	CPLD 2
38	AUDIO - DIGITAL IN & OUT, OPTICAL IN - 1
39	AUDIO - DIGITAL IN & OUT, OPTICAL IN - 2
40	AUDIO - LINE OUT 1

PAGE	CONTENTS
41	AUDIO - LINE OUT 2
42	AUDIO - MICROPHONE/LINEIN 1
43	AUDIO - MICROPHONE/LINEIN 2
44	PCM6240 BUFFERS
45	AUDIO - EXPANSION 1
46	AUDIO - EXPANSION 2
47	MCAN INTERFACE
48	BOOTMODE BUFFERS AND IO EXPANDERS
49	IO EXPANDER & USER TEST LED
50	BOARD ID EEPROM & TEMPERATURE SENSORS
51	CURRENT MONITORING DEVICES - 1
52	CURRENT MONITORING DEVICES - 2 (ALTERNATIVE)
53	FT4232 UART TO USB BRIDGE
54	FT4232 UART BUFFERS
55	XDS110 DEBUGGER
56	XDS110 JTAG BUFFER
57	XDS110 TEST AUTOMATION BUFFERS
58	JTAG 20 PIN cTI CONNECTOR
59	ASSEMBLY NOTES AND MOUNTING HARDWARE

BOARD REVISION	E2
SCHEMATIC VERSION	0.1

Note:
Verify the DNI components configuration with respect to the EVM schematics (Use PDF) after completion of design before board assembly



Designed for TI by Mistral Solutions Pvt Ltd



Title TABLE OF CONTENTS

Size	PROC180E2	Rev
C		E2
Date:	Friday, June 06, 2025	Sheet 1 of 59

REVISION HISTORY

	VER #	DATE	DESCRIPTION OF CHANGES	AUTHOR	REVIEWED BY	APPROVED BY
E1	0.1	14 NOV 2023	Initial Draft	Mistral Design Team		
	0.2	21 NOV 2023	Migrated to Burton PMIC and updated PDN as per AM62D EVM requirement	Mistral Design Team	Nishant	
	0.3	27 NOV 2023	Implemented Audio section as per AM62D EVM requirements	Mistral Design Team	Nishant	
	0.4	14 DEC 2023	Internally reviewed and shared with TI for review	Mistral Design Team	Nishant	Ajit MB
	0.5	27 DEC 2023	1. Implemented Audio Expansions & CPLD 2. Replaced Audio Lineout devices with TAD5212	Mistral Design Team		
	0.6	29 DEC 2023	Implemented review comments from TI	Mistral Design Team	Nishant	Ajit MB
	0.7	07 FEB 2024	Updated AEC, McASP Muxing, CPLD, Current Monitoring Sections	Mistral Design Team		
	0.8	21 FEB 2024	Updated Ethernet Expansion, FET Bus Switch & Voltage level translators	Mistral Design Team		
	0.9	03 MAR 2024	Updated Switch for fet selection and implemented TI comments	Mistral Design Team		
	0.10	22 MAR 2024	Updated Audio section,CPLD1 and CPLD2 connections removed FET switches as per TI comments.	Mistral Design Team		
	0.11	28 MAR 2024	Implemented review comments from TI	Mistral Design Team		
	0.12	04 APRIL 2024	Implemented review comments from TI	Mistral Design Team		
	0.13	17 APRIL 2024	Implemented modular approach	Mistral Design Team		
	1.0	10 MAY 2024	Baselined	Mistral Design Team		
E2	0.1	06 SEP 2024	1. ECR/ECN Implemented from E1 Revision 2. Removed RGMII1_INH and RGMII2_INH connection to "PMIC_EN" section 3. TXS0104EPWR(U32) IC replaced with TXB0104PWR 4. Implemented SYNC1_OUT resistor option as per the TI comments 5. Implemented PORT1 and PORT 2_15W_EN Status indication LED logic 6. Connected CPLD JTAG pins to GPIO expander 7. Changed 0.1uF decoupling caps on PMIC output to 0603 package 8. Changed package size for ADC input caps 9. DAC MCP47CVB02 U22 is changed to DAC53002 as per TI comments 10. Bootmode signals net names is been changed and default function of Bootmode is implemented as per the TI comments. 11. LCMXO2-256HC-4SG48I (U84 &U85) IC replaced with LCMXO2-640HC-4SG48I	Shrinivas	Pandiya Rajan	Ajit MB
	1.0	20 SEP 2024	Baselined	Shrinivas	Pandiya Rajan	Ajit MB

Designed for TI by Mistral Solutions Pvt Ltd



Title REVISION HISTORY

Size	Rev
C	E2
Date: Friday, June 06, 2025	Sheet 2 of 59

LINK TO DESIGN COLLATERALS


<https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1285107/faq-am64x-am62x-am62ax-custom-board-hardware-design---collaterals-for-reference-during-schematic-design-and-schematics-review>

FAQs



Title LINK TO DESIGN COLLATERALS		
Size	PROC180E2	Rev
C		E2
Date:	Friday, June 06, 2025	Sheet 3 of 59

BLOCK DIAGRAM AM62D EVM



D-Note :-
Refer Device Comparison section of the processor data sheet for supported cores, peripherals and memory size


Designed for TI by Mistral Solutions Pvt Ltd



Title BLOCK DIAGRAM AM62D_SKEVM

Size	PROC180E2	Rev	E2
Date	Friday, June 06, 2025	Sheet	4 of 59

BLOCK DIAGRAM_XDS110




Designed for TI by Mistral Solutions Pvt Ltd




Title BLOCK DIAGRAM_XDS110

Size	PROC180E2	Rev
C		E2
Date:	Friday, June 06, 2025	Sheet 5 of 59


POWER ARCHITECTURE BLOCK DIAGRAM



POWER UP SEQUENCE



POWER DOWN SEQUENCE




Designed for TI by Mistral Solutions Pvt Ltd



Title POWER SEQUENCE		
Size	PROC180E2	Rev
C		E2
Date:	Friday, June 06, 2025	Sheet 7 of 59

I2C TREE



Designed for TI by Mistral Solutions Pvt Ltd



Title I2C TREE

Size	Rev
C	E2
Date: Friday, June 06, 2025	Sheet 8 of 59

GPIO MAPPING TABLE

SL NO.	GPIO DESCRIPTION	GPIO NETNAME	FUNCTIONALITY	GPIO USED	PACKAGE SIGNAL NAME	DIRECTION WITH RESPECT TO CONTROL	DEFAULT STATE	ACTIVE STATE	VOLTAGE DOMAIN ON SOC SIDE	VOLTAGE RAIL CONNECTED ON SKEW
1	Audio Expansion Connector 1	EXP1_GPIO0_1	GPIO	GPIO_1	GPIO_LBCKIO	NA	NA	NA	VDDSHV1	5Vc_DVDD1V8
2	GPIO Interrupt	GPIO_GPIO_RSTn	RESET	GPIO_12	GPIO_CSN1	INPUT	HIGH	LOW	VDDSHV1	5Vc_DVDD1V8
3	Audio Expansion Connector 1	EXP1_GPIO0_13	GPIO	GPIO_13	GPIO_CSN2	NA	NA	NA	VDDSHV1	5Vc_DVDD1V8
4	Audio Expansion Connector 1	EXP1_GPIO0_14	GPIO	GPIO_14	GPIO_CSN3	NA	NA	NA	VDDSHV1	5Vc_DVDD1V8
5	Audio Expansion Connector 1	EXP1_GPIO0_31	GPIO	GPIO_31	GPIO_CLK	NA	NA	NA	VDDSHV1	5Vc_DVDD1V8
6	Audio Expansion Connector 1	EXP1_GPIO0_32	GPIO	GPIO_32	GPIO_ADIV_AIE	NA	NA	NA	VDDSHV3	5Vc_DVDD1V8
7	Miccap Header									
8	Audio Expansion Connector 1	5Vc_GPIO0_33	GPIO	GPIO_33	GPIO_OEN_REN	NA	NA	NA	VDDSHV3	5Vc_DVDD1V8
9	Miccap Header									
10	Audio Expansion Connector 1	5Vc_GPIO0_34	GPIO	GPIO_34	GPIO_WEN	NA	NA	NA	VDDSHV3	5Vc_DVDD1V8
11	Audio Expansion Connector 1	EXP1_GPIO0_35	GPIO	GPIO_35	GPIO_BEON_CLE	NA	NA	NA	VDDSHV3	5Vc_DVDD1V8
12	Audio Expansion Connector 1	EXP1_GPIO0_37	GPIO	GPIO_37	GPIO_WAIT0	NA	NA	NA	VDDSHV3	5Vc_DVDD1V8
13	Audio Expansion Connector 2	EXP1_GPIO0_45	GPIO	GPIO_45	VOUT0_DATA0	NA	NA	NA	VDDSHV3	5Vc_DVDD1V8
14	Audio Expansion Connector 2	EXP1_GPIO0_46	GPIO	GPIO_46	VOUT0_DATA1	NA	NA	NA	VDDSHV3	5Vc_DVDD1V8
15	Audio Expansion Connector 2	EXP1_GPIO0_47	GPIO	GPIO_47	VOUT0_DATA2	NA	NA	NA	VDDSHV3	5Vc_DVDD1V8
16	Audio Expansion Connector 2	EXP1_GPIO0_48	GPIO	GPIO_48	VOUT0_DATA3	NA	NA	NA	VDDSHV3	5Vc_DVDD1V8
17	Audio Expansion Connector 2	EXP1_GPIO0_55	GPIO	GPIO_55	VOUT0_DATA10	NA	NA	NA	VDDSHV3	5Vc_DVDD1V8
18	Audio Expansion Connector 2	EXP1_GPIO0_56	GPIO	GPIO_56	VOUT0_DATA11	NA	NA	NA	VDDSHV3	5Vc_DVDD1V8
19	Audio Expansion Connector 2	EXP1_GPIO0_57	GPIO	GPIO_57	VOUT0_DATA12	NA	NA	NA	VDDSHV3	5Vc_DVDD1V8
20	Audio Expansion Connector 2	EXP1_GPIO0_58	GPIO	GPIO_58	VOUT0_DATA13	NA	NA	NA	VDDSHV3	5Vc_DVDD1V8
21	User test LED control signal	SOC_GPIO3_49	ENABLE	GPIO_49	MMC1_SDWP	INPUT	LOW	HIGH	VDDSHV5	5Vc_DVDD1V8
22	SD Card V/I Voltage Selection	VSEL_SD_SOC	SELECTION	GPIO_59	VOUT0_DATA14	OUTPUT	NA	NA	VDDSHV2	5Vc_DVDD1V8
23	Low power mode enable	PMIC_LPM_EN0	ENABLE	MCU_GPIO2_22	PMIC_LPM_EN	OUTPUT	HIGH	LOW	VDDSHV_CANAART	5Vc_DVDD1V8
24	PMIC Interrupt	PMIC_INTn	INTERRUPT	GPIO_31	EXTINTn	INPUT	HIGH	LOW	VDDSHV0	5Vc_DVDD1V8
25	MCU Interrupt	MCU_INTn	INTERRUPT	MCU_GPIO2_23	WKUP_MCU	INPUT	HIGH	LOW	WKUP_MCU	5Vc_DVDD1V8
IO EXPANDER - 01										
1	GPIO_CFW02_RST	ROM02_RST	ENABLE	IO EXPANDER-P00		OUTPUT	HIGH	LOW		VCC_V3V3_SPS
2	GPIO_CFW03_RST	ROM03_RST	ENABLE	IO EXPANDER-P01		OUTPUT	HIGH	LOW		VCC_V3V3_SPS
3	PCMA/EXP2_SEL	PCMA/EXP2_FET_SEL	DIRECTION CONTROL	IO EXPANDER-P02		OUTPUT	HIGH	-		VCC_V3V3_SPS
4	MMC1_SD_EN	MMC1_SD_EN	ENABLE	IO EXPANDER-P03		OUTPUT	HIGH	HIGH		VCC_V3V3_SPS
5	VFP_EN	VFP_EN	ENABLE	IO EXPANDER-P04		OUTPUT	NA	HIGH		VCC_V3V3_SPS
6	GPIO_DK_RST	DMA02_RST	ENABLE	IO EXPANDER-P05		OUTPUT	HIGH	LOW		VCC_V3V3_SPS
7	IO_EXP_OFT_EN	OFT_BUF_EN	ENABLE	IO EXPANDER-P06		OUTPUT	HIGH	LOW		VCC_V3V3_SPS
8	DK_INT	DMA02_INT	INTERRUPT	IO EXPANDER-P07		INPUT	HIGH	LOW		VCC_V3V3_SPS
9	GPIO_eMMC_RSTn	eMMC_RST	ENABLE	IO EXPANDER-P10		OUTPUT	HIGH	LOW		VCC_V3V3_SPS
10	CPLD2_DONE	CPLD2_DONE	ENABLE	IO EXPANDER-P11		INPUT	HIGH	LOW		VCC_V3V3_SPS
11	CPLD2_INTN	CPLD2_INT	INTERRUPT	IO EXPANDER-P12		INPUT	HIGH	LOW		VCC_V3V3_SPS
12	CPLD2_DONE	CPLD2_DONE	ENABLE	IO EXPANDER-P13		INPUT	HIGH	LOW		VCC_V3V3_SPS
13	CPLD2_INTN	CPLD2_INT	INTERRUPT	IO EXPANDER-P14		INPUT	HIGH	LOW		VCC_V3V3_SPS
14	USB Type A overcurrent indicator	USB_TYPEA_OC_INDICATION	INTERRUPT	IO EXPANDER-P14		INPUT	HIGH	LOW		VCC_V3V3_SPS
15	PCMA1_INT	PCMA240_INT	INTERRUPT	IO EXPANDER-P15		INPUT	NA	NA		VCC_V3V3_SPS
16	PCMA2_INT	PCMA240_INT	INTERRUPT	IO EXPANDER-P17		INPUT	HIGH	LOW		VCC_V3V3_SPS
17	GPIO_PCMA1_RST	HDMI_INTn	INTERRUPT	IO EXPANDER-P20		INPUT	HIGH	LOW		VCC_V3V3_SPS
18	TEST GPIO2 from Test Automation Connector	TEST_GPIO2	GPIO	IO EXPANDER-P21		NA	HIGH	NA		VCC_V3V3_SPS
19	GPIO_PCMA2_RST	PCMA240_RST	ENABLE	IO EXPANDER-P22		OUTPUT	HIGH	LOW		VCC_V3V3_SPS
20	CPLD/EXP2_SEL	CPLD/EXP2_FET_SEL	DIRECTION CONTROL	IO EXPANDER-P23		OUTPUT	HIGH	-		VCC_V3V3_SPS
21	IO_MCAN0_STB	MCAN0_STB	ENABLE	IO EXPANDER-P24		OUTPUT	HIGH	LOW		VCC_V3V3_SPS
22	IO_MCAN1_STB	MCAN1_STB	ENABLE	IO EXPANDER-P25		OUTPUT	HIGH	LOW		VCC_V3V3_SPS
23	Power Delivery (DC) Interrupt Request	PD_UC_IRQ	ENABLE	IO EXPANDER-P26		OUTPUT	HIGH	LOW		VCC_V3V3_SPS
24	User Test LED 2	IO_EXP_TEST_LED	GPIO	IO EXPANDER-P27		OUTPUT	LOW	HIGH		VCC_V3V3_SPS
IO EXPANDER - 02										
1	PCMA240_BUFFER_ENABLE	PCMA240_BUF_IO_EN	ENABLE	IO EXPANDER-P00		OUTPUT	HIGH	HIGH		VCC_V3V3_SPS
2	CPLD1_ITAG_ENABLE	CPLD1_ITAGENB	ENABLE	IO EXPANDER-P02		OUTPUT	LOW	HIGH		VCC_V3V3_SPS
3	CPLD1_ITAG_PROGRAM_ENABLE	CPLD1_PROGRAMN	ENABLE	IO EXPANDER-P03		OUTPUT	HIGH	LOW		VCC_V3V3_SPS
4	CPLD2_ITAG_ENABLE	CPLD2_ITAGENB	ENABLE	IO EXPANDER-P04		OUTPUT	LOW	HIGH		VCC_V3V3_SPS
5	CPLD2_PROGRAM_ENABLE	CPLD2_PROGRAMN	ENABLE	IO EXPANDER-P05		OUTPUT	HIGH	LOW		VCC_V3V3_SPS
6	CPLD1_TCK	CPLD1_TCK	GPIO	IO EXPANDER-P10		OUTPUT	-	HIGH		VCC_V3V3_SPS
7	CPLD1_TMS	CPLD1_TMS	GPIO	IO EXPANDER-P11		OUTPUT	-	HIGH		VCC_V3V3_SPS
8	CPLD1_TDI	CPLD1_TDI	GPIO	IO EXPANDER-P12		OUTPUT	-	HIGH		VCC_V3V3_SPS
9	CPLD1_TDO	CPLD1_TDO	GPIO	IO EXPANDER-P13		INPUT	-	HIGH		VCC_V3V3_SPS
10	CPLD2_TCK	CPLD2_TCK	GPIO	IO EXPANDER-P14		OUTPUT	-	HIGH		VCC_V3V3_SPS
11	CPLD2_TMS	CPLD2_TMS	GPIO	IO EXPANDER-P15		OUTPUT	-	HIGH		VCC_V3V3_SPS
12	CPLD2_TDI	CPLD2_TDI	GPIO	IO EXPANDER-P16		OUTPUT	-	HIGH		VCC_V3V3_SPS
13	CPLD2_TDO	CPLD2_TDO	GPIO	IO EXPANDER-P17		INPUT	-	HIGH		VCC_V3V3_SPS

Designed for TI by Mistral Solutions Pvt Ltd





Title GPIO MAPPING TABLE

Size	PROC180E2	Rev	E2
Date:	Friday, June 06, 2025	Sheet	9 of 59


USB TYPE-C POWER

TYPE-C DUAL PD CONTROLLER



I2C Slave Address	Port1	Port2
I2C2 (Default)	0x38	0x3F
I2C1	0x20	0x24

SPI EEPROM & PROGRAMMING HEADER



Designed for TI by Mistral Solutions Pvt Ltd



Title			USB TYPE-C POWER
Size	PROC180E2	Rev	
C		E2	
Date:	Friday, June 06, 2025	Sheet	10 of 59

[illegible]

VBUS_TYPIC1

R302
470E

LD8
150080V575000

DGNND

R-Note :-
OK to use a 1k
standard 5%
tolerance
resistor

R-Note :-
This is a
supply
regulation
indicator.
On indicates
success

LD14 ON: VBUS_TYPEC1 or VBUS_TYPEC2
does not meet power delivery requirements

POWER ERROR
INDICATION LED

LD14
150040RST3220
RED

LDO_3V3

R691
470E
0402

VMAIN_PD

U2
TPS22810DRVT

VIN
ENUVLO
QOD
CT
GND
EP

VOUT
1
2
3
4
7

R382
0E

R381
10K

R385
0E

C302
10uF
25V

C308
330uF
50V

C310
1uF
25V

VMAIN

LD14

LDO_3V3

U1
SN74LVC1G32DPWR

0.01uF
C300
25V

PORT1_15W

PORT2_15W

R690
10K

R689
10K

DGND

Size	PROC180E2	Rev
C		E2
Date:	Friday, June 06, 2025	Sheet 12 of 59

SOC POWER SUPPLY PMIC - 1


CAD Note:
Follow Kelvin connection for current sensing
when using 2 terminal resistors.

R-Note:
Refer PMIC data sheet and schematics
review checklist for reviewing the
implementation of PMIC section.

Route as Pseudo differential pair trace
from Load (Remote Sense)
(See "PCB Notes")

PMIC uses default I2C1 ADDR: 0x48,0x49, 0x4A, 0x4B

PMIC Config option



Silk: PMIC_PROG

Designed for TI by Mistral Solutions Pvt Ltd




Title SOC POWER SUPPLY PMIC - 1


Size	Rev
C	PROC180E2
Date:	Friday, June 06, 2025
Sheet	13 of 59

SOC POWER SUPPLY PMIC - 2

PMIC POWER INDICATION LED




PMIC PUSH BUTTON LOGIC



Note: When R371 is DNI, Push Button (SW 7) becomes operational through internal pullup on PMIC GPIO3

R371	VDD_CORE VOLTAGE
Mounted	0.85 V (DEFAULT)
Not Mounted	0.75 V

PMIC INT SCHMIT TRIGGER



Designed for TI by Mistral Solutions Pvt Ltd



Title SOC POWER SUPPLY PMIC - 2

Size PROC180E2


C

Date: Friday, June 06, 2025


Rev E2

Sheet 14 of 59

SOC POWER SUPPLIES AND SUPPLY RAILS



SOC VSS




Designed for TI by Mistral Solutions Pvt Ltd




Title			SOC POWER SUPPLIES, SUPPLY RAILS AND SOC GROUND VSS
Size	PROC180E2	Rev	
C		E2	
Date:	Friday, June 06, 2025	Sheet	16 of 59


SOC POWER SUPPLIES - DECAPS 1




CAD Note: Place 0.1uF cap near SoC Balls




CAD Note: Place 0.1uF cap near SoC Balls




CAD Note: Place 0.1uF cap near SoC Balls



CAD Note: Place 0.1uF cap near SoC Balls



CAD Note: Place 0.1uF cap near SoC Balls



CAD Note: Place 0.1uF cap near SoC Balls

R-Note:
Usage of 3 terminal capacitors optimizes the usage of bulk capacitors and minimizes the PCB inductance.



Designed for TI by Mistral Solutions Pvt Ltd




Title			SOC POWER SUPPLIES - DECAPS 1
Size	PROC180E2		Rev
C			
Date:	Friday, June 06, 2025	Sheet	17 of 59

SOC POWER SUPPLIES - DECAPS 2




Peripherals - Core SUPPLY



VDDA_DDR_PLL0




Peripherals - 1.8V Analog SUPPLY





BLM15PX121SN1D :- 120E
2A @ 85 deg C
1.1A @ 125 deg C


3.3V/1.8V MMC1 SUPPLY



Always ON supply



VPP_1V8



Designed for TI by Mistral Solutions Pvt Ltd




Title SOC POWER SUPPLIES - DECAPS 2


Size	Rev
C	E2
Date:	Friday, June 06, 2025
Sheet	18 of 59

SOC WKUP DOMAIN

D-Note:-
RC is used for slew rate control, when the I2C interface is pulled to 3.3V supply. A pullup is recommended irrespective of the IO configuration.





CPLD CLOCK GENERATION




Size	PROC180E2	Rev
C		E2
Date:	Friday, June 06, 2025	Sheet 20 of 59

SOC RESET - 1


D-Note :- IO Provision for a pull-down Populate when attached device is connected Refer SOC data sheet pin connectivity requirements




LEVEL TRANSLATOR



SOC POWER ON RESET



MCU POWER ON RESET




Designed for TI by Mistral Solutions Pvt Ltd




Title SOC RESET - 1		
Size	PROC180E2	Rev
C		E2
Date:	Friday, June 06, 2025	Sheet 21 of 59

SOC RESET - 2


MCU WARM RESET





SOC PORz




RESET & INT DEBOUNCE CIRCUIT



SOC WARM RESET



USER INTERRUPT



Designed for TI by Mistral Solutions Pvt Ltd



Title SOC RESET - 2

Size PROC180E2

Date: Friday, June 06, 2025

Rev E2


Sheet 22 of 59

BOOT MODE SWITCHES

D-Note: VCC3V3_TA supply is used for test automation.
Connect SoC_DVDD3V3 in the custom board design when buffers are not used

D-Notes:

It is not recommended to leave any of the the bootmode pin open including reserved pins.



BOOT MODES SUPPORTED


1. OSPI
2. MMC1 - SD CARD
3. UART
4. eMMC
5. ETHERNET
6. USB0 DFW
7. USB0 MS

D-Note:

1. Dip switches are optional and are used on the SK for ease of configuration. A pull-up or pull-down resistor can be used to set the bootmode configuration. Provide provisions for pull-up and pull-down resistors for the bootmode pins that have configuration capability.
2. When DIP switches are used on a custom board, an external ESD protection may be required if the DIP switches are expected to be configured in an uncontrolled ESD environment.
3. When DIP switches are used, reduce the resistor values used for the divider to 47k and 470R ohms for maintaining the ratio.

D-Note :-
Reduce the series resistor value when buffer is not used to 0R
This resistor is used to isolate the alternate function during testing

BOOTMODE PINS



D-Note :-

Shorting of bootmode inputs (IOs) is not recommended or allowed since the IOs have alternate functions that could be configured after boot. Shorting the bootmode pins directly to VCC or ground directly is not recommended. Connect each of the bootmode pins through separate resistor. Choose the bootmode resistor value based on the use case (10K or similar)

D-NOTE:

1. 1K Resistor at the output of the buffer is recommended when the bootmode pins are used for alternate functions
2. Replace 1K Resistor at the output of the buffer with resistor of value 0E when bootmode buffers are not used


Designed for TI by Mistral Solutions Pvt Ltd



Title BOOT MODE SWITCHES


Size	PROC180E2	Rev
C		E2
Date:	Friday, June 06, 2025	Sheet 23 of 59

LPDDR4 DEVICE




OSPI INTERFACE


SOC OSPI INTERFACE



OSPI FLASH RESET



OSPI FLASH



Designed for TI by Mistral Solutions Pvt Ltd




Title OSPI INTERFACE


Size	PROC180E2	Rev
C		E2
Date:	Friday, June 06, 2025	Sheet 25 of 59

eMMC INTERFACE


SOC - MMC Interface



eMMC FLASH RESET



eMMC FLASH




Designed for TI by Mistral Solutions Pvt Ltd



Title			Rev
eMMC INTERFACE			
Size	PROC180E2		E2
C			
Date:	Friday, June 06, 2025	Sheet	26 of 59

SD CARD INTERFACE




Designed for TI by Mistral Solutions Pvt Ltd



Title			SD CARD INTERFACE
Size	PROC180E2	Rev	E2
Date	Friday, June 06, 2025	Sheet	27 of 59

SOC GPMC

D-Note :-
Add a series resistor (Rn
when used as GPMC0_Clk



(23) BOOTMODE0_R
(23) BOOTMODE1_R
(23) BOOTMODE2_R
(23) BOOTMODE3_R
(23) BOOTMODE7_R
(23) BOOTMODE8_R
(23) BOOTMODE9_R
(23) BOOTMODE4_R

(23) BOOTMODE5_R
(23) BOOTMODE6_R
(23) BOOTMODE10_R
(23) BOOTMODE11_R

(23) BOOTMODE15_R
(23) BOOTMODE13_R
(23) BOOTMODE14_R
(23) BOOTMODE12_R

SOC CPSW3G ETHERNET INTERFACE




Designed for TI by Mistral Solutions Pvt Ltd




Title SOC PERIPHERALS 1

Size	PROC180E2	Rev
C		E2
Date:	Friday, June 06, 2025	Sheet 28 of 59

SOC - USB



SOC CSI UNUSED



Designed for TI by Mistral Solutions Pvt Ltd



Title SOC PERIPHERALS 2

Size PROC180E2

C


Date: Friday, June 06, 2025

Sheet 29 of 59


Rev

E2


SOC - MCASP



SOC - JTAG




SOC - GENERAL



CAD-NOTE: QUADPAD R175, R170 , R692 and R704

SOC - UART , GPIOs




Designed for TI by Mistral Solutions Pvt Ltd




Title SOC PERIPHERALS 3

Size	PROC180E2	Rev	E2
C			
Date:	Friday, June 06, 2025	Sheet	30 of 59


ETHERNET EXPANSION CONNECTOR CPSW3G RGMII 1



I2C Address Strap



CPSW3G RGMII 1 RESET




Designed for TI by Mistral Solutions Pvt Ltd





Title: ETHERNET EXPANSION CONNECTOR CPSW3G RGMII 1

Size	Rev
C	E2
Date: Friday, June 06, 2025	Sheet 31 of 59


ETHERNET EXPANSION CONNECTOR CPSW3G RGMII 2




I2C Address Strap



CPSW3G RGMII 2 RESET




Note: Verify the resistor mounting configuration for resistors that are marked as DNI




CAD Note: Thevnnin's termination should be placed at the J19 Connector





POWER SUPPLY (CORE) FOR ETHERNET PHY



D-Note : 2.5V Power supply for Ethernet PHY is generated by the PMIC




USB0 TYPE-C DRP




D-Note :-
VBUS connection is optional for Host configuration


USB_DRV BUS LEVEL TRANSLATOR




EXTERNAL POWER PATH FOR SOURCING, 5V/0.5A



Note: Refer data sheet USB VBUS Design Guidelines section.





POWER INDICATION LED: VBUS_TYPEC2




R-Note :-
This is a supply
negotiation
indicator ON
indicates succes

USB1 TYPE-A



Note: Refer data sheet USB VBUS Design Guidelines section.



Designed for TI by Mistral Solutions Pvt Ltd



Title USB1 TYPE-A


Size PROC180E2

Date: Friday, June 06, 2025


Rev E2

Sheet 35 of 59


CPLD 1



CPLD 1 LEVEL TRANSLATOR




PROGRAMMING HEADER




Silk Screen "CPLD JTAG"




CPLD 2



CPLD2 LEVEL TRANSLATOR




PROGRAMMING HEADER




AUDIO - DIGITAL IN & OUT, OPTICAL IN -1


DIR: FIBER OPTIC RECEIVER MODULE




DIX Supply & Decaps




DEVICE STRAP



DIX4192 RESET



DIT & DIR COAXIAL INPUT






Designed for TI by Mistral Solutions Pvt Ltd



Title	AUDIO - DIGITAL IN & OUT, OPTICAL IN -1
-------	---

Size	PROC180E2	Rev
C		E2
Date:	Friday, June 06, 2025	Sheet 38 of 59

AUDIO - DIGITAL IN & OUT, OPTICAL IN - 2



Designed for TI by Mistral Solutions Pvt Ltd



Title AUDIO - DIGITAL IN & OUT, OPTICAL IN -2

Size C


PROC180E2

Date: Friday, June 06, 2025


Sheet 39 of 59

Rev E2


AUDIO - STEREO LINEOUT - 1



DAC Supply & Decaps




CAD Note: Place these decaps near the DVDD supply pin of DAC's



CAD Note: Place these decaps near the AVDD supply pin of DAC's

DAC I2C Address Straps



CAD Note: Thenvin's termination should be placed at the last device


Designed for TI by Mistral Solutions Pvt Ltd




Title AUDIO - STEREO LINEOUT - 1

Size	PROC180E2	Rev
C		E2
Date:	Friday, June 06, 2025	Sheet 40 of 59

AUDIO - STEREO LINEOUT - 2




DAC Supply & Decaps




CAD Note: Place these decaps near the DVDD supply pin of DAC's

Device Straps




Title		AUDIO - STEREO LINEOUT - 2	
Size	PROC180E2		Rev
C			E2
Date:	Friday, June 06, 2025	Sheet	41 of 59


AUDIO - MICROPHONE/LINE IN 1




PCM1 RESET



I2C address selection device 1



ADC Supply & Decaps




Designed for TI by Mistral Solutions Pvt Ltd




Title AUDIO - MICROPHONE/LINE IN 1

Size	Rev
C	PROC180E2
Date:	Friday, June 06, 2025
Sheet	42 of 59


AUDIO - MICROPHONE/LINE IN 2




PCM2 RESET



I2C address selection device 2



ADC Supply & Decaps




Designed for TI by Mistral Solutions Pvt Ltd



Title AUDIO - MICROPHONE/LINE IN 2

Size	PROC180E2	Rev
C		E2
Date:	Friday, June 06, 2025	Sheet 43 of 59

PCM6240 BUFFERS



Designed for TI by Mistral Solutions Pvt Ltd



Title PCM6240 BUFFERS

Size PROC180E2

C


Date: Friday, June 06, 2025

Sheet 44 of 59


Rev

E2


AUDIO EXPANSION CONNECTOR #1



AEC1 LEVEL TRANSLATORS



AUDIO EXPANSION DECAPS




Designed for TI by Mistral Solutions Pvt Ltd




Title AUDIO EXPANSION CONNECTOR #1

Size	PROC180E2	Rev
C		E2
Date:	Friday, June 06, 2025	Sheet 45 of 59


AUDIO EXPANSION CONNECTOR #2



AEC2 LEVEL TRANSLATOR



AUDIO EXPANSION DECAPS





Designed for TI by Mistral Solutions Pvt Ltd



Title AUDIO EXPANSION CONNECTOR #2

Size	Rev
C	E2
Date: Friday, June 06, 2025	Sheet 46 of 59

CAN TRANSCEIVER



Designed for TI by Mistral Solutions Pvt Ltd



Title CAN TRANSCEIVER

Size C PROC180E2



Rev E2

Date: Friday, June 06, 2025



Sheet 47 of 59

BOOTMODE BUFFERS AND IO EXPANDERS


BOOT MODE BUFFERS




TEST AUTOMATION SUPPLY



BOOTMODE IO EXPANDER



BOOTMODE I2C BUS BUFFER





Designed for TI by Mistral Solutions Pvt Ltd




Title BOOT MODE BUFFER & IO EXPANDERS

Size	PROC180E2	Rev
C		E2
Date:	Friday, June 06, 2025	Sheet 48 of 59


IO EXPANDER




LEVEL TRANSLATOR




USER TEST LEDS




TEMPERATURE SENSORS




CAD NOTE: PLACE CLOSE TO SoC



CAD NOTE: PLACE CLOSE TO LPDDR4



BOARD ID EEPROM



PROC180E2

Designed for TI by Mistral Solutions Pvt Ltd



Title TEMPERATURE SENSORS & BOARD ID EEPROM

Size PROC180E1







C

Date: Friday, June 06, 2025

Rev E2

Sheet 50 of 59







CURRENT MONITORING DEVICES - 1



Note: The design supports current/voltage measurements using either INA228 or INA231. (Implemented via stacked PCB footprint).

INA I2C SLAVE ADDRESS		
POWER SOURCE	SUPPLY NET	SLAVE ADDRESS (16 HEX)
VCC_CORE	VDD_CORE	40
VCC_0V85	VDDR_CORE	41
VCC_3V3_SYS	SoC_DVDD3V3	4C
VCC_1V8	SoC_DVDD1V8	45
VDDA1V8	VDDA_1V8	4D
VCC1V1	VDD_LPDDR4	47


CURRENT MONITORING DEVICES - 1



Note: The design supports current/voltage measurements using either INA228 or INA231. (Implemented via stacked PCB footprint).

INA I2C SLAVE ADDRESS		
POWER_SOURCE	SUPPLY_NET	SLAVE ADDRESS (IN_HEX)
VCC_CORE	VDD_CORE	40
VCC_DV85	VDDR_CORE	41
VCC_3V3_SYS	SoC_DVDD3V3	4C
VCC_1V8	SoC_DVDD1V8	45
VDDA1V8	VDDA_1V8	4D
VCC1V1	VDD_LPDDR4	47

USB TO UART BRIDGE




Designed for TI by Mistral Solutions Pvt Ltd



Title FT4232 UART TO USB BRIDGE

Size	PROC180E2	Rev
C		E2
Date:	Friday, June 06, 2025	Sheet 53 of 59

FT4232 UART BUFFERS




Designed for TI by Mistral Solutions Pvt Ltd



Title FT4232 UART BUFFERS


Size	PROC180E2	Rev
C		E2
Date:	Friday, June 06, 2025	Sheet 54 of 59

XDS110 DEBUGGER



TEST AUTOMATION GPIO MAPPING

SIGNAL NAME	DESCRIPTION	Direction WRT CTRL	Internal/ External PU/PD states
TEST_POWERDOWN	Used to Power down the EVM	OUTPUT	External Pullup
TEST_PORZn	Used to Reset the SoC PORz	OUTPUT	External Pullup
TEST_WARMRESETn	Used to Reset the SoC Warmreset	OUTPUT	External Pullup
TEST_GPIO1	Used to Generate the interrupt on SOC_GPIO0_60 Pin	OUTPUT	External Pullup
TEST_GPIO2	Connected to IO Expander to Communicate with SOC	OUTPUT	External Pullup
TEST_GPIO3	Used to Enable the BOOTMODE Buffer	OUTPUT	External Pullup
TEST_GPIO4	Used to Reset the Bootmode I2C IO Expander	OUTPUT	External Pullup



Designed for TI by Mistral Solutions Pvt Ltd



Title	XDS110 DEBUGGER
-------	-----------------

Size		




C	
---	--

Date: Friday, June 06, 2025

	E2
--	----

Sheet 55 of 59

XDS110 JTAG BUFFER



Designed for TI by Mistral Solutions Pvt Ltd





Title XDS110 JTAG BUFFER


Size	Rev
C	E2
Date: Friday, June 06, 2025	Sheet 56 of 59

XDS110 TEST AUTOMATION BUFFERS

This pull provides a defined logic state to the Test Automation signals before XDS110 firmware is loaded



SOC I2C BUS BUFFER




Designed for TI by Mistral Solutions Pvt Ltd




Title XDS110 TEST AUTOMATION BUFFERS

Size	PROC180E2	Rev
C		E2
Date:	Friday, June 06, 2025	Sheet 57 of 59




JTAG2 BUFFERS



JTAG2 CLOCK BUFFER



cTI20 JTAG CONNECTOR



Designed for TI by Mistral Solutions Pvt Ltd



Title JTAG 20 PIN cTI CONNECTOR

Size	Rev
C	E2
Date: Friday, June 06, 2025	Sheet 58 of 59

MOUNTING HARDWARE

ASSEMBLY NOTES

- 1. All MSL components should be baked as per JEDEC standard.
- 2. PCB should be baked at 120 degree for 8 hours.
- 3. Board assembly must comply with workmanship standards. IPC-A-610 Class 2, unless otherwise specified.
- 4. These assemblies are ESD sensitive, ESD precautions shall be observed.
- 5. These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- 6. Provide serial numbers to the assembled boards for identification.
- 7. The assembled board are wrapped in ESD Covers(individual) and packed securely before shipment.


BARE PCB



AM62D SOCKET




LOGOs



JUMPERS



FIDUCIALS



LABELS

Board Serial No.



Assembly Revision



EVM Orderable No.



Orderable Part Numbers	
Variant	Label Text
001	AUDIO-AM62D-EVM

Designed for TI by Mistral Solutions Pvt Ltd



Title MOUNTING HARDWARE

Size	Rev
C	E2
Date: Friday, June 06, 2025	Sheet 59 of 59