

IM8G16D3FFB 8Gbit DDR3 SDRAM 8 BANKS X 64Mbit X 16

Ordering Speed Code	-15E	-125	-107
	DDR3-1333	DDR3-1600	DDR3-1866
Clock Cycle Time (t _{CK5} , CWL=5)	3.0 ns	3.0 ns	3.0 ns
Clock Cycle Time (t _{CK6} , CWL=5)	2.5 ns	2.5 ns	2.5 ns
Clock Cycle Time (t _{CK7} , CWL=6)	1.875 ns	1.875 ns	1.875 ns
Clock Cycle Time (t _{CK8} , CWL=6)	1.875 ns	1.875 ns	1.875 ns
Clock Cycle Time (t _{CK9} , CWL=7)	1.5 ns	1.5 ns	1.5 ns
Clock Cycle Time (t _{CK10} , CWL=7)	1.5 ns	1.5 ns	1.5 ns
Clock Cycle Time (t _{CK11} , CWL=8)	-	1.25 ns	1.25 ns
Clock Cycle Time (t _{CK13} , CWL=9)	-	-	1.07 ns
Clock Cycle Time (t _{CK14} , CWL=10)	-	-	-
System Frequency (f _{ck max})	667 MHz	800 MHz	933 MHz

С.	-	~ -	ica	**^	n_{α}

- Density: 8Gbits
- Organization:
 - 8 banks x 64M words x 16 bits
- · Package:
 - 96-ball FBGA
 - Lead-free (RoHS complaint) and Halogen-free
- Power supply: V_{DD} , $V_{DDQ} = 1.35V$ (1.283V to 1.45V)
 - Backward compatible to V_{DD} , $V_{DDQ} = 1.5V \pm 0.075V$
- Data rate: 1333Mbps/1600Mbps/1866Mbps
- 2KB page size
 - Row address: A0 to A15
 - Column address: A0 to A9
- Eight internal banks for concurrent operation
- Burst lengths (BL): 8 and 4 with Burst Chop (BC)
- Burst type (BT)
 - Sequential (8, 4 with BC)
 - Interleave (8, 4 with BC)
- CAS Latency (CL): 5, 6, 7, 8, 9, 10, 11, 13
- CAS Write Latency (CWL): 5, 6, 7, 8, 9
- Precharge: auto precharge option for each burst access
- Driver strength: RZQ/7, RZQ/6 (RZQ = 240 Ω)
- Refresh: auto-refresh, self-refresh
- · Refresh cycles:
 - Average refresh period
 - 7.8µs at 0°C ≤ Tcase ≤ 85°C
 - 3.9µs at 85°C < Tcase ≤ 95°C
- Operating case temperature range
 - Commercial: 0°C ≤ Tcase ≤ 95°C
 - Industrial: -40°C ≤ Tcase ≤ 95°C

Option	Marking
Configuration	_
- 512Mx16 (8 banks x 64Mbit x 16)	8G16
Package	
- 96-ball FBGA	В
 Leaded/Lead-free 	
- Leaded	<blank></blank>
- Lead-free/RoHS	G
Speed/Cycle Time	
- 1.5 ns @ CL9 (DDR3-1333)	-15E
- 1.25 ns @ CL11 (DDR3-1600)	-125
- 1.07 ns @ CL13 (DDR3-1866)	-107
Temperature	
 Commercial 0°C to 95°C Tcase 	<blank></blank>
 Industrial -40°C to 95°C Tcase 	1
 Automotive Grade 	
- Non-Automotive	<blank></blank>
- Automotive AEC-Q100	Α

Example Part Number: IM8G16D3FFBG-125IA




Features

- Double-data-rate architecture; two data transfers per clock cycle
- The high-speed data transfer is realized by the 8 bits prefetch pipe-lined architecture
- Bi-directional differential data strobe (DQS and DQS) is transmitted/received with data for capturing data at the receiver
- DQS is edge-aligned with data for READs; center-aligned with data for WRITEs
- Differential clock inputs (CK and CK)
- DLL aligns DQ and DQS transitions with CK transitions
- · Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
- Data mask (DM) for write data
- Posted CAS by programmable additive latency for better command and data bus efficiency
- On-Die Termination (ODT) for better signal quality
 - Synchronous ODT
 - Dynamic ODT
 - Asynchronous ODT
- Multi Purpose Register (MPR) for pre-defined pattern read out
- ZQ calibration for DQ drive and ODT
- Programmable Partial Array Self-Refresh (PASR)
- RESET pin for Power-up sequence and reset function
- SRT range: Normal/extended
- Programmable Output driver impedance control



Part Number Information



8Gb DDR3 SDRAM Addressing

Configuration	512M x 16
# of Bank	8
Bank address	BA0 ~ BA2
Auto precharge	A10/AP
Row Address	A0 ~ A15
Column Address	A0 ~ A9
BC switch on the fly	A12/BC
Page size	2 KB

9



Pin Configurations

96-ball FBGA (x16 configuration)

1

	1			1
Α	V_{DDQ}	DQU5	DQU7	
В	V_{SSQ}	V_{DD}	V _{SS}	
С	V_{DDQ}	DQU3	DQU1	
D	V_{SSQ}	V_{DDQ}	DMU	
Е	V_{SS}	V_{SSQ}	DQL0	
F	V_{DDQ}	DQL2	DQSL	
G	V_{SSQ}	DQL6	DQSL	
Н	V_{REFDQ}	V_{DDQ}	DQL4	
J	NC	V_{SS}	RAS	
K	ODT	V_{DD}	CAS	
L	NC	CS	WE	
М	V_{SS}	BA0	BA2	
N	V_{DD}	A3	A0	

Α5

Α7

RESET

A2

Α9

A13

2

3

4 5 6

7

DQU4	V_{DDQ}	V_{SS}	Α
DQSU	DQU6	V_{SSQ}	В
DQSU	DQU2	V_{DDQ}	O
DQU0	V_{SSQ}	V_{DD}	D
DML	V_{SSQ}	V_{DDQ}	Е
DQL1	DQL3	V_{SSQ}	F
V_{DD}	V_{SS}	V_{SSQ}	G
DQL7	DQL5	V_{DDQ}	Η
CK	V _{SS}	NC	7
CK	V_{DD}	CKE	K
A10/AP	ZQ	NC	L
A15	V_{REFCA}	V _{SS}	М
A12/BC	BA1	V_{DD}	Ν
A1	A4	V_{SS}	Ρ
A11	A6	V_{DD}	R
A14	A8	V _{SS}	Т

8

Ball Location (x16) 1 2 3 4 5 6 7 8 9

- Populated ball
- ◆ Ball not populated

 $V_{\text{SS}} \\$

 V_{DD}

 V_{SS}

Top view

R

Т

(See the balls through the package)

	1	2)	т	J	U	,	0	,	
A	•	•	•	+	+	+	•	•	•	
В		lacktriangle	lacktriangle	+	+	+	lacktriangle	lacktriangle	lacktriangle	
С		lacktriangle	lacktriangle	+	+	+	lacktriangle	lacktriangle	lacktriangle	
D		lacktriangle	lacktriangle	+	+	+	lacktriangle	lacktriangle	lacktriangle	
Е		lacktriangle	lacktriangle	+	+	+	lacktriangle	lacktriangle	lacktriangle	
F		lacktriangle	lacktriangle	+	+	+	lacktriangle	lacktriangle	lacktriangle	
G		lacktriangle	lacktriangle	+	+	+	lacktriangle	lacktriangle	lacktriangle	
Н		lacktriangle	lacktriangle	+	+	+	lacktriangle	lacktriangle	lacktriangle	
J		lacktriangle	lacktriangle	+	+	+	lacktriangle	lacktriangle	lacktriangle	
K		lacktriangle	lacktriangle	+	+	+	lacktriangle	lacktriangle	lacktriangle	
L		lacktriangle	lacktriangle	+	+	+	lacktriangle	lacktriangle	lacktriangle	
M		lacktriangle		+	+	+				
N		lacktriangle	lacktriangle	+	+	+	lacktriangle	lacktriangle	lacktriangle	
Р		lacktriangle	lacktriangle	+	+	+	lacktriangle	lacktriangle	lacktriangle	
R		lacktriangle	lacktriangle	+	+	+		lacktriangle		
T		lacktriangle	lacktriangle	+	+	+	lacktriangle	lacktriangle	lacktriangle	



Signal Pin Description


Pin	Туре	Function
CK, CK	Input	Clock: CK and \overline{CK} are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of \overline{CK} . Output (read) data is referenced to the crossings of CK and \overline{CK}
CKE	Input	Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self Refresh operation (all banks idle), or Active Power-Down (Row Active in any bank). CKE is asynchronous for self refresh exit. After V _{REFCA} has become stable during the power on and initialization sequence, it must be maintained during all operations (including Self-Refresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, \overline{CK} , ODT and CKE are disabled during power- down. Input buffers, excluding CKE, are disabled during Self-Refresh.
CS	Input	Chip Select: All commands are masked when \overline{CS} is registered HIGH. \overline{CS} provides for external Rank selection on systems with multiple Ranks. \overline{CS} is considered part of the command code.
ODT	Input	On Die Termination: ODT (registered HIGH) enables termination resistance internal to the DDR3 SDRAM. When enabled, ODT is only applied to each DQ, DQSU, DQSU, DQSL, DQSL, DMU and DML. The ODT pin will be ignored if the Mode Register MR1 and MR2 are programmed to disable ODT and during Self Refresh.
RAS, CAS, WE	Input	Command Inputs: RAS, CAS and WE (along with CS) define the command being entered.
DMU, DML	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS.
BA0 - BA2	Input	Bank Address Inputs: BA0 - BA2 define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines which mode register is to be accessed during a MRS cycle.
A0 - A15	Input	Address Inputs: Provided the row address for Active commands and the column address for Read / Write commands to select one location out of the memory array in the respective bank. (A10/AP and A12/BC have additional functions, see below) The address inputs also provide the op-code during Mode Register Set commands.
A10 / AP	Input	Autoprecharge: A10 is sampled during Read/Write commands to determine whether Autoprecharge should be per-formed to the accessed bank after the Read/Write operation. (HIGH: Autoprecharge; LOW: No Autoprecharge) A10 is sampled during a Precharge command to determine whether the Pre- charge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by bank addresses.
A12 / BC	Input	Burst Chop: A12 is sampled during Read and Write commands to determine if burst chop(on-the-fly) will be performed. (HIGH: no burst chop, LOW: burst chopped). See command truth table for details.
RESET	Input	Active Low Asynchronous Reset: Reset is active when RESET is LOW, and inactive when RESET is HIGH. RESET must be HIGH during normal operation. RESET is a CMOS rail to rail signal with DC high and low at 80% and 20% of VDD, i.e. 1.20V for DC high and 0.30V for DC low.
DQU, DQL, DQSU, DQSU, DQSL, DQSL	Input/ Output	Data Strobe: Output with read data, input with write data. Edge-aligned with read data, centered in write data. For the x 16, DQSL corresponds to the data on DQL0-DQL7; DQSU corresponds to the data on DQU0-DQU7. The data strobe DQSL and DQSU are paired with differential signals DQSL and DQSU, respectively, to provide differential pair signaling to the system during reads and writes. DDR3 SDRAM supports differential data strobe only and does not support single-ended.



Pin	Туре	Function					
NC		No Connect: No internal electrical connection is present.					
V_{DDQ}	Supply	DQ power supply: 1.35V, 1.283 - 1.45V operational; compatible to 1.5+/- 0.075V operation					
V _{SSQ}	Supply	DQ Ground					
V _{DD}	Supply	Power Supply: 1.35V, 1.283 - 1.45V operational; compatible to 1.5+/- 0.075V operation.					
V _{SS}	Supply	Ground					
V_{REFDQ}	Supply	Reference Voltage for DQ					
V _{REFCA}	Supply	Reference Voltage for CA					
ZQ	Supply	Reference Pin for ZQ calibration					
Note: Input only p	Note: Input only pins (BA0-BA2, A0-A15, RAS, CAS, WE, CS, CKE, ODT and RESET) do not supply termination.						



Simplified State Diagram



ACT = ACTIVATE

MPR = Multipurpose register

MRS = Mode register set

PDE = Power-down entry

PDX = Power-down exit

PRE = PRECHARGE

PREA = PRECHARGE ALL READ = RD, RDS4, RDS8

READ AP = RDAP, RDAPS4, RDAPS8

REF = REFRESH

RESET = START RESET PROCEDURE

SRE = Self refresh entry

SRX = Self refresh exit

WRITE = WR, WRS4, WRS8

WRITE AP = WRAP, WRAPS4, WRAPS8

ZQCL = ZQ LONG CALIBRATION

ZQCS = ZQ SHORT CALIBRATION



Basic Functionality

Read and write operation to the DDR3 SDRAM are burst oriented, start at a selected location, and continue for a burst length of four or eight in a programmed sequence. Operation begins with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be accessed (BA0-BA2 select the bank; A0-A15 select the row). The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst operation, determine if the auto precharge command is to be issued (via A10/AP), and the select BC4 or BL8 mode "on the fly" (via A12) if enabled in the mode register.

Prior to normal operation, the DDR3 SDRAM must be powered up and initialized in a predefined manner. The following sections provide detailed information covering device reset and initialization, register definition, command descriptions and device operation.

Power-up and Initialization Sequence


The following sequence is required for POWER UP and Initialization.

- 1. Apply power and attempt to maintain RESET below 0.2 x V_{DD} (all other inputs may be undefined). RESET needs to be maintained for minimum 200 μ s with stable power. CKE is pulled "Low" anytime before RESET being de-asserted (min time 10ns). The power voltage ramp time between 300mV to V_{DD} min must be no longer than 200ms; and during the ramp, $V_{DD} > V_{DDQ}$ and $V_{DD} V_{DDQ} < 0.3$ volts.
 - V_{DD} and V_{DDQ} are driven from a single power converter output, AND
 - The voltage levels on all pins other than V_{DD} , V_{DDQ} , V_{SS} , V_{SSQ} must be less than or equal to V_{DDQ} and V_{DD} on one side and must be larger than or equal to V_{SSQ} and V_{SS} on the other side. In addition, V_{TT} is limited to 0.95V max once power ramp is finished, AND
 - V_{REF} tracks V_{DDQ}/2.

or

- Apply V_{DD} without any slope reversal before or at the same time as V_{DDQ}.
- Apply V_{DDQ} without any slope reversal before or at the same time as V_{TT} & V_{REF} .
- The voltage levels on all pins other than V_{DD} , V_{DDQ} , V_{SS} , V_{SSQ} must be less than or equal to V_{DDQ} and V_{DD} on one side and must be larger than or equal to V_{SSQ} and V_{SS} on the other side.
- 2. After RESET is de-asserted, wait for another 500us until CKE becomes active. During this time, the DRAM will start internal initialization; this will be done independently of external clocks.
- 3. Clocks (CK, CK) need to be started and stabilized for at least 10ns or 5t_{CK} (which is larger) before CKE goes active.
 Since CKE is a synchronous signal, the corresponding setup time to clock (t_{IS}) must be met. Also a NOP or Deselect command must be registered (with t_{IS} set up time to clock) before CKE goes active. Once the CKE registered "High" after Reset, CKE needs to be continuously registered "High" until the initialization sequences finished, including expiration of t_{DLLK} and t_{ZQinit}.
- 4. The DDR3 SDRAM keeps its on-die termination in high-impedance state as long as RESET is asserted. Further, the SDRAM keeps its on-die termination in high impedance state after RESET deassertion until CKE is registered HIGH. The ODT input signal may be in undefined state until t_{IS} before CKE is registered HIGH. When CKE is registered HIGH, the ODT input signal may be statically held at either LOW or HIGH. If RTT_NOM is to be enabled in MR1 and the on-die termination is required to remain in the high impedance state, the ODT input signal must be statically held LOW. In all cases, the ODT input signal remains static until the power up initialization sequence is finished, including the expiration of t_{DLLK} and t_{ZQinit}.
- 5. After CKE is registered high, wait minimum of Reset CKE Exit time, t_{XPR}, before issuing the first MRS command to load mode register. (t_{XPR}=Max(t_{XS}, 5t_{CK})]
- 6. Issue MRS Command to load MR2 with all application settings. (To issue MRS command for MR2, provide "Low" to BA0 and BA2, "High" to BA1.)
- 7. Issue MRS Command to load MR3 with all application settings. (To issue MRS command for MR3, provide "Low" to BA2, "High" to BA0 and BA1.)
- 8. Issue MRS Command to load MR1 with all application settings and DLL enabled. (To issue "DLL Enable" command, provide "Low" to A0, "High" to BA0 and "Low" to BA1-BA2)
- 9. Issue MRS Command to load MR0 with all application settings and "DLL reset". (To issue DLL reset command, provide "High" to A8 and "Low" to BA0-2).
- 10. Issue ZQCL command to starting ZQ calibration.
- 11. Wait for both t_{DLLK} and t_{ZQ} init completed.
- 12. The DDR3 SDRAM is now ready for normal operation.






Reset and Initialization with Stable Power

The following sequence is required for RESET at no power interruption initialization.


- 1. Assert RESET below 0.2 x V_{DD} anytime when reset is needed (all other inputs may be undefined). RESET needs to be maintained for minimum 100ns. CKE is pulled low before RESET being de-asserted (minimum time 10ns).
- 2. Follow Power-Up initialization Sequence steps 2 to 11.
- 3. The reset sequence is now completed; DDR3 SDRAM is ready for normal operation.





The Mode Register MR0 stores the data for controlling various operating modes of DDR3 SDRAM. It controls burst length, read burst type,

CAS latency, test mode, DLL reset, WR and DLL control for precharge power-down, which include various vendor specific options to make
DDR3 SDRAM useful for various applications. The mode register is written by asserting low on CS, RAS, CAS, WE, BA0, BA1 and BA2,
while controlling the states of address pins according to the table below.




^{*1:} BA2 and A13-A15 are reserved for future use and must be programmed to 0 during MRS.

^{*2:} WR(write recovery for autoprecharge)min in clock cycles is calculated by dividing twR(in ns) by tck(in ns) and rounding up to the next integer: WRmin[cycles] = Roundup(twR[ns]/tck[ns]). The WR value in the mode register must be programmed to be equal or larger than WRmin The programmed WR value is used with tRP to determine tDAL.



The Mode Register MR1 stores the data for enabling or disabling the DLL, output driver strength, RTT_Nom impedance, additive latency, write leveling enable, TDQS enable and Qoff.


The Mode Register 1 is written by asserting low on \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , high on BA0, low on BA1 and BA2, while controlling the states of address pins according to the table below.



^{*1:} BA2, A8, A10, A13-A15 are reserved for future use (RFU) and must be programmed to 0 during MRS.



The Mode Register MR2 stores the data for controlling refresh related features, RTT_WR impedance and CAS write latency (CWL). The Mode Register 2 is written by asserting low on \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , high on BA1, low on BA0 and BA2, while controlling the states of address pins according to the table below.




^{*1:} BA2, A8, A11-A15 are RFU and must be programmed to 0 during MRS.

^{*2:} The Rtt_WR value can be applied during writes even when Rtt_Nom is disabled. During write leveling, Dynamic ODT is not available.



The Mode Register MR3 controls Multi Purpose Registers (MPR). The Mode Register 3 is written by asserting low on \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , high on BA1 and BA0, and low on BA2 while controlling the states of address pins according to the table below.



- *1: BA2, A3-A15 are reserved for future use (RFU) and must be programmed to 0 during MRS.
- *2: The predefined pattern will be used for read synchronization.
- *3: When MPR control is set for normal operation, MP3 A[2] = 0, MR3 A[1:0] will be ignored.

Burst Length (MR0)

Read and write accesses to the DDR3 are burst oriented, with the burst length being programmable, as shown in the figure MR0 Programming. The burst length determines the maximum number of column locations that can be accessed for a given read or write command. Burst length options include fixed BC4, fixed BL8, and on the fly which allows BC4 or BL8 to be selected coincident with the registration of a read on write command Via A12 (BC). Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

Burst Chop

In case of burst length being fixed to 4 by MR0 setting, the internal write operation starts two clock cycles earlier than for the BL8 mode. This means that the starting point for t_{WR} and t_{WTR} will be pulled in by two clocks. In case of burst length being selected on the fly via A12(\overline{BC}), the internal write operation starts at the same point in time like a burst of 8 write operation. This means that during on-the-fly control, the starting point for t_{WR} and t_{WTR} will not be pulled in by two clocks.



Burst Type (MR0)

[Burst Length and Sequence]

Burst length	Operation	Starting address (A2, A1, A0)	Sequential addressing (decimal)	Interleave addressing (decimal)
		000	0, 1, 2, 3, T, T, T, T	0, 1, 2, 3, T, T, T, T
		001	1, 2, 3, 0, T, T, T, T	1, 0, 3, 2, T, T, T, T
		010	2, 3, 0, 1, T, T, T, T	2, 3, 0, 1, T, T, T, T
	READ	011	3, 0, 1, 2, T, T, T, T	3, 2, 1, 0, T, T, T, T
4 (Burst shop)	READ	100	4, 5, 6, 7, T, T, T, T	4, 5, 6, 7, T, T, T, T
4 (Burst chop)		101	5, 6, 7, 4, T, T, T, T	5, 4, 7, 6, T, T, T, T
		110	6, 7, 4, 5, T, T, T, T	6, 7, 4, 5, T, T, T, T
		111	7, 4, 5, 6, T, T, T, T	7, 6, 5, 4, T, T, T, T
	WRITE	0VV	0, 1, 2, 3, X, X, X, X	0, 1, 2, 3, X, X, X, X
		1VV	4, 5, 6, 7, X, X, X, X	4, 5, 6, 7, X, X, X, X
		000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
		001	1, 2, 3, 0, 5, 6, 7, 4	1, 0, 3, 2, 5, 4, 7, 6
		010	2, 3, 0, 1, 6, 7, 4, 5	2, 3, 0, 1, 6, 7, 4, 5
	READ	011	3, 0, 1, 2, 7, 4, 5, 6	3, 2, 1, 0, 7, 6, 5, 4
8	READ	100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
		101	5, 6, 7, 4, 1, 2, 3, 0	5, 4, 7, 6, 1, 0, 3, 2
		110	6, 7, 4, 5, 2, 3, 0, 1	6, 7, 4, 5, 2, 3, 0, 1
		111	7, 4, 5, 6, 3, 0, 1, 2	7, 6, 5, 4, 3, 2, 1, 0
	WRITE	VVV	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7

Remark: T: Output driver for data and strobes are in high impedance.

V: A valid logic level (0 or 1), but respective buffer input ignores level on input pins.

X: Don't Care.

Notes: 1. Page length is a function of I/O organization and column addressing

 $2.\,0...7$ bit number is value of CA [2:0] that causes this bit to be the first read during a burst.



Command Truth Table

- (a) Note 1,2,3,4 apply to the entire Command truth table
- (b) Note 5 applies to all Read/Write commands.

[BA=Bank Address, RA=Row Address, CA=Column Address, BC=Burst Chop, X=Don't care, V=Valid]

		CK	Œ					BA0	A13	A12	A10	A0	
Function	Abbreviation	Previous	Current	CS	RAS	CAS	WE	-	-	/	/	-	Notes
		Cycle	Cycle					BA2	A15	BC	AP	A9,A11	
Mode Register Set	MRS	Н	Н	L	L	L	L	ВА		OP	Code		
Refresh	REF	Н	Н	L	L	L	Н	V	V	V	V	V	
Self Refresh Entry	SRE	Н	L	L	L	L	Н	V	V	V	V	V	7,9,12
Self Refresh Exit	CDV			Н	Χ	X	Х	Χ	Χ	Х	Х	X	70010
Sell Refresh Exit	SRX	L	Н	L	Н	Н	Н	V	V	V	V	V	7,8,9,12
Single Bank Precharge	PRE	Н	Н	L	L	Н	L	ВА	V	V	L	V	
Precharge all Banks	PREA	Н	Н	L	L	Н	L	V	V	V	Н	V	
Bank Activate	ACT	Н	Н	L	L	Н	Н	BA		Row Ad	dress (F	RA)	
Write (Fixed BL8 or BL4)	WR	Н	Н	L	Н	L	L	ВА	RFU	V	L	CA	
Write (BL4, on the Fly)	WRS4	Н	Н	L	Н	L	L	ВА	RFU	L	L	CA	
Write (BL8, on the Fly)	WRS8	Н	Н	L	Н	L	L	ВА	RFU	Н	L	CA	
Write with Auto Precharge (Fixed BL8 or BL4)	WRA	Н	Н	L	Н	L	L	ВА	RFU	V	Н	CA	
Write with Auto Precharge (BL4, on the Fly)	WRAS4	Н	Н	L	Н	L	L	ВА	RFU	L	Н	CA	
Write with Auto Precharge (BL8, on the Fly)	WRAS8	Н	Н	L	Н	L	L	ВА	RFU	Н	Н	CA	
Read (Fixed BL8 or BL4)	RD	Н	Н	L	Н	L	Н	ВА	RFU	V	L	CA	
Read (BL4, on the Fly)	RDS4	Н	Н	L	Н	L	Н	BA	RFU	L	L	CA	
Read (BL8, on the Fly)	RDS8	Н	Н	L	Н	L	Н	ВА	RFU	Н	L	CA	
Read with Auto Precharge (Fixed BL8 or BL4)	RDA	Н	Н	L	Н	L	Н	BA	RFU	V	Н	CA	
Read with Auto Precharge (BL4, on the Fly)	RDAS4	Н	Н	L	Н	L	Н	ВА	RFU	L	Н	CA	
Read with Auto Precharge (BL8, on the Fly)	RDAS8	Н	Н	L	Н	L	Н	ВА	RFU	Н	Н	CA	
No Operation	NOP	Н	Н	L	Н	Н	Н	V	V	V	V	V	10
Device Deselected	DES	Н	Н	Н	Χ	Χ	Х	Х	Χ	Х	Х	Х	11
ZQ calibration Long	ZQCL	Н	Н	L	Н	Н	L	Х	Χ	Х	Н	Х	
ZQ calibration Short	ZQCS	Н	Н	L	Н	Н	L	Х	Χ	Х	L	Х	
Power Down Entry	PDE	Н		L	Н	Н	Н	V	V	V	V	V	6.10
Power Down Entry	PDE	Н	L	Н	Χ	Χ	Х	Х	Χ	Х	Х	Х	6,12
				L	Н	Н	Н	V	V	V	V	V	
Power Down Exit Notes:	PDX	L	Н	Н	Х	Х	Х	Χ	Х	Х	Х	Х	6,12

- 1. All DDR3 SDRAM commands are defined by states of $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and CKE at the rising edge of the clock. The MSB of BA, RA, and CA are device density and configuration dependant
- 2. RESET is Low enable command which will be used only for asynchronous reset so must be maintained HIGH during any function.
- 3. Bank addresses (BA) determine which bank is to be operated upon. For (E)MRS BA selects an (Extended) Mode Register
- 4. "V" means "H or L (but a defined logic level)" and "X" means either "defined or undefined (like floating) logic level"
 5. Burst reads or writes cannot be terminated or interrupted and Fixed/on the fly BL will be defined by MRS
- 6. The Power Down Mode does not perform any refresh operations.
- 7. The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
- 8. Self refresh exit is asynchronous.
- 9. V_{REF}(Both V_{REFDQ} and V_{REFCA}) must be maintained during Self Refresh operation.
- 10. The No Operation command (NOP) should be used in cases when the DDR3 SDRAM is in an idle or a wait state. The purpose of the No Operation command (NOP) is to prevent the DDR3 SDRAM from registering any unwanted commands between operations. A No Operation command will not terminate a previous operation that is still executing, such as a burst read or write cycle.
- 11. The Deselect command performs the same function as a No Operation command.
- 12. Refer to the CKE Truth Table for more detail with CKE transition



CKE Truth Table

- (a) Note 1~7 apply to the entire Command truth table
- (b) CKE low is allowed only if t_{MRD} and t_{MOD} are satisfied

	Cł	(E	0 100		Notes	
Current State 2	Previous Cycle 1 (N-1)	Current Cycle 1 (N)	$\frac{\text{Command (N) 3}}{\text{RAS, } \overline{\text{CAS, } WE, } \overline{\text{CS}}}$	Action (N) 3		
	L	L	X	Maintain Power-Down	14, 15	
Power Down	L	Н	DESELECT or NOP	Power Down Exit	11, 14	
0.160.6	L	L	X	Maintain Self Refresh	15, 16	
Self Refresh	L	Н	DESELECT or NOP	Self Refresh Exit	8, 12, 16	
Bank(s) Active	Н	L	DESELECT or NOP	Active Power Down Entry	11, 13, 14	
Reading	Н	L	DESELECT or NOP	Power Down Entry	11, 13, 14, 17	
Writing	Н	L	DESELECT or NOP	Power Down Entry	11, 13, 14, 17	
Precharging	Н	L	DESELECT or NOP	Power Down Entry	11, 13, 14, 17	
Refreshing	Н	L	DESELECT or NOP	Precharge Power Down Entry	11	
AII D. 1. 1. II	Н	L	DESELECT or NOP	Precharge Power Down Entry	11,13, 14, 18	
All Banks Idle	Н	L	REFRESH	Self Refresh Entry	9, 13, 18	
For more details with all signals See "Command Truth Table," on previous page						

- 1. CKE (N) is the logic state of CKE at clock edge N; CKE (N-1) was the state of CKE at the previous clock edge.
- 2. Current state is defined as the state of the DDR3 SDRAM immediately prior to clock edge N
- 3. COMMAND (N) is the command registered at clock edge N, and ACTION (N) is a result of COMMAND (N), ODT is not included here
- 4. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document
- 5. The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh
- 6. CKE must be registered with the same value on tckemin consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the tckemin clocks of registeration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of tis + tckemin + tih.
- 7. DESELECT and NOP are defined in the Command truth table
- On Self Refresh Exit DESELECT or NOP commands must be issued on every clock edge occurring during the txs period. Read or ODT commands may be issued only after txspll is satisfied.
- 9. Self Refresh mode can only be entered from the All Banks Idle state.
- 10. Must be a legal command as defined in the Command Truth Table.
- 11. Valid commands for Power Down Entry and Exit are NOP and DESELECT only.
- 12. Valid commands for Self Refresh Exit are NOP and DESELECT only.
- 13. Self Refresh can not be entered while Read or Write operations. See 'Self-Refresh Operation" and 'Power-Down Modes" on later section for a detailed list of restrictions.
- 14. The Power Down does not perform any refresh operations.
- 15. "X" means "don't care (including floating around V_{REF})" in Self Refresh and Power Down. It also applies to Address pins
- 16. VREF (Both VREFDQ and VREFCA) must be maintained during Self Refresh operation.
- 17. If all banks are closed at the conclusion of the read, write or precharge command, then Precharge Power Down is entered, otherwise Active Power Down is entered
- 18. 'Idle state' means that all banks are closed (trp,tDAL,etc. satisfied) and CKE is high and all timings from previous operations are satisfied (tmrD,tMOD,trpc,tzQinit,tzQoper,tzQcs,etc) as well as all SRF exit and Power Down exit parameters are satisfied (txs,txp,txpDLL,etc)



Absolute Maximum DC Ratings

Symbol Parameter		Rating	Units	Notes
V_{DD}	Voltage on V_{DD} pin relative to V_{SS}	-0.4 ~ 1.975	V	1,3
V_{DDQ}	V_{DDQ} Voltage on V_{DDQ} pin relative to V_{SS}		V	1,3
$V_{\text{IN}},V_{\text{OUT}}$	V _{IN} , V _{OUT} Voltage on any pin relative to V _{SS}		V	1
T _{STG}	Storage Temperature	-55 to +100	°C	1,2

Notes:

- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
 This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
- 3. V_{DD} and V_{DDQ} must be within 300mV of each other at all times; and V_{REF} must be not greater than 0.6 x V_{DDQ}, When V_{DD} and V_{DDQ} are less than 500mV; V_{REF} may be equal to or less than 300mV.

Operating Temperature Condition

Cumbal	Cumbal		ıg	Heit	Notes
Symbol Parameter	Parameter	Min	Max	Unit	Notes
Tcase	Case operating temperature for commercial temperature product	0	95	°C	1,2,3
Tcase	Case operating temperature for industrial temperature product	-40	95	°C	1,2,3

Notes:

- 1. Operating temperature is the case surface temperature on the center/top side of the DRAM.
- 2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation this temperature range must be maintained under all operating conditions.
- 3. Some applications require operation of the DRAM in the Extended Temperature Range between +85°C and +95°C case temperature. Full specifications are guaranteed in this range, but the following additional conditions applies:
 - a) Refresh commands must be doubled in frequency, therefore reducing the refresh interval t_{REFI} to 3.9μs. (This double refresh requirement may not apply for some devices.)
- b) If Self-refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 bit [A6, A7] = [0, 1]) or enable the optional Auto Self-Refresh mode (MR2 bit [A6, A7] = [1, 0]).

Recommended DC Operating Conditions

Comphal	mah al Damamatan			Rating		Heite	Notes
Symbol	Parameter	Voltage	Min	Тур	Max	Units	Notes
V		1.35	1.283	1.35	1.45	V	1,2,3
V_{DD}	Supply voltage	1.5	1.425	1.5	1.575	V	1,2,3
.,,	Supply voltage for Output	1.35	1.283	1.35	1.45	V	1,2,3
V_{DDQ}		1.5	1.425	1.5	1.575	V	1,2,3

- 1. Under all conditions $V_{\text{\tiny DDQ}}$ must be less than or equal to $V_{\text{\tiny DD}}.$
- 2. V_{DDQ} tracks with V_{DD} . AC parameters are measured with V_{DD} and V_{DDQ} tied together.
- 3. V_{DD} and V_{DDQ} rating are determined by operation voltage.



AC and DC Input Measurement Levels

Single-Ended AC and DC Input Levels for Command and Address (1.35V)

Symbol	Parameter	Min	Max	Units	Notes
V _{IHCA} (DC90)	DC input logic high	V _{REF} + 0.090	V _{DD}	V	1,5(a)
V _{ILCA} (DC90)	DC input logic low	V_{SS}	V _{REF} - 0.090	V	1,6(a)
V _{IHCA} (AC160)	AC input logic high DDR3L-1600, 1333	V _{REF} + 0.160	-	V	1,2
	DDR3L-1866	-	-		
V _{ILCA} (AC160)	AC input logic low DDR3L-1600, 1333	-	V _{REF} - 0.160	V	1,2
	DDR3L-1866	-	-		
V _{IHCA} (AC135)	AC input logic high DDR3L-1600, 1333	V _{REF} + 0.135	-	V	1,2
	DDR3L-1866	-	-		
V _{ILCA} (AC135)	AC input logic low DDR3L-1600, 1333	-	V _{REF} - 0.135	V	1,2
	DDR3L-1866	-	-		
V _{IHCA} (AC125)	AC input logic high DDR3L-1600, 1333	-	-	V	1,2
,	DDR3L-1866	V _{REF} + 0.125	-		,
V _{ILCA} (AC125)	AC input logic low DDR3L-1600, 1333	-	-	V	1,2
.257. (/	DDR3L-1866	-	V _{REF} - 0.125		,
V _{REFCA} (DC)	Reference voltage for ADD, CMD inputs	0.49 * V _{DD}	0.51 * V _{DD}	V	3,4



Single-Ended AC and DC Input Levels for Command and Address (1.5V)

Symbol	Parameter	Min	Max	Units	Notes
V _{IHCA} (DC100)	DC input logic high	V _{REF} + 0.100	V_{DD}	V	1, 5(b)
V _{ILCA} (DC100)	DC input logic low	V _{SS}	V _{REF} - 0.100	V	1, 6(b)
V _{IHCA} (AC175)	AC input logic high DDR3-1600, 1333	V _{REF} + 0.175	-	V	1,2,7
	DDR3-1866	-	-		
V _{ILCA} (AC175)	AC input logic low DDR3-1600, 1333	-	V _{REF} - 0.175	V	1,2,8
	DDR3-1866	-	-		
V _{IHCA} (AC150)	AC input logic high DDR3-1600, 1333	V _{REF} + 0.150	-	V	1,2,7
` '	DDR3-1866	-	1		
V _{ILCA} (AC150)	AC input logic low DDR3-1600, 1333	-	V _{REF} - 0.150	V	1,2,8
, ,	DDR3-1866	-	-		
V _{IHCA} (AC135)	AC input logic high DDR3-1600, 1333	-	-	V	1,2
	DDR3-1866	V _{REF} + 0.135	-		
V _{ILCA} (AC135)	AC input logic low DDR3-1600, 1333	-	-	V	1,2
, ,	DDR3-1866	-	V _{REF} - 0.135		
V _{IHCA} (AC125)	AC input logic high DDR3-1600, 1333	-	-	V	1,2
, ,	DDR3-1866	V _{REF} + 0.125	-		,
V _{ILCA} (AC125)	AC input logic low DDR3-1600, 1333	-	-	V	1,2
- , ,	DDR3-1866	-	V _{REF} - 0.125		
V _{REFCA} (DC)	Reference voltage for ADD, CMD inputs	0.49 * V _{DD}	0.51 * V _{DD}	V	3,4

- 1. For input only pins except \overline{RESET} : $V_{REF} = V_{REFCA}$ (DC).
- 2. See Overshoot and Undershoot Specifications section.
- 3. The AC peak noise on V_{REF} may not allow V_{REF} to deviate from V_{REFCA} (DC) by more than ±1% V_{DD} (for reference: approx. ±15 mV).
- 4. For reference: approx. $V_{DD}/2 \pm 15 \text{ mV}$.
- 5. $V_{IH}(dc)$ is used as a simplified symbol for $V_{IH,CA}(a)$ 1.35V: DC90, b) 1.5V: DC100)
- 6. $V_{IL}(dc)$ is used as a simplified symbol for $V_{IL.CA}(a)$ 1.35V : DC90, b) 1.5V : DC100)
- 7. $V_{IH}(ac)$ is used as a simplified symbol for $V_{IH,CA}(AC175)$ and $V_{IH,CA}(AC150)$; $V_{IH,CA}(AC175)$ value is used when V_{REF} + 175mV is referenced and $V_{IH,CA}(AC150)$ value is used when V_{REF} + 150mV is referenced.
- 8. V_{IL}(ac) is used as a simplified symbol for V_{IL,CA}(AC175) and V_{IL,CA}(AC150); V_{IL,CA}(AC175) value is used when V_{REF} 175mV is referenced and V_{IL,CA}(AC150) value is used when V_{REF} 150mV is referenced.



Single-Ended AC and DC Input Levels for DQ and DM (1.35V)

Symbol	Parameter	Min	Max	Units	Notes
V _{IHDQ} (DC90)	DC input logic high	V _{REF} + 0.090	V_{DD}	V	1,5(a)
V _{ILDQ} (DC90)	DC input logic low	V _{SS}	V _{REF} - 0.090	V	1,6(a)
V _{IHDQ} (AC160)	DDR3L-1866, 1600, 1333	-	-	V	1,2
V _{ILDQ} (AC160)	AC input logic low DDR3L-1866, 1600, 1333	-	-	V	1,2
V _{IHDQ} (AC135)	AC input logic high DDR3L-1866, 1600, 1333	V _{REF} + 0.135	-	V	1,2
V _{ILDQ} (AC135)	AC input logic low DDR3L-1866, 1600, 1333	-	V _{REF} - 0.135	V	1,2
V _{IHDQ} (AC130)	AC input logic high DDR3L-1600, 1333	-	-	V	1,2
	DDR3L-1866	V _{REF} + 0.130	-		
V _{ILDQ} (AC130)	AC input logic low DDR3L-1600, 1333	-	-	V	1,2
	DDRL-1866	-	V _{REF} - 0.130		
V _{REFDQ} (DC)	Reference voltage for DQ, DM inputs	0.49 * V _{DD}	0.51 * V _{DD}	V	3,4



Single-Ended AC and DC Input Levels for DQ and DM (1.5V)

Symbol	Parameter	Min	Max	Units	Notes
V _{IHDQ} (DC100)	DC input logic high	V _{REF} + 0.100	V_{DD}	V	1,5(b)
V _{ILDQ} (DC100)	DC input logic low	VSS	V _{REF} - 0.100	V	1,6(b)
V _{IHDQ} (AC175)	DDR3-1866, 1600, 1333	-	-	V	1,2,7
V _{ILDQ} (AC175)	DDR3-1866, 1600, 1333	-	-	V	1,2,8
V _{IHDQ} (AC150)	AC input logic high DDR3-1600, 1333	V _{REF} + 0.150	-	V	1,2,7
	DDR3-1866	-	-		
V _{ILDQ} (AC150)	AC input logic low DDR3-1600, 1333	-	V _{REF} - 0.150	V	1,2,8
	DDR3-1866	-	-		
V _{IHDQ} (AC135)	AC input logic high DDR3-1600, 1333	-	-	V	1,2
	DDR3-1866	V _{REF} + 0.135	-		
V _{ILDQ} (AC135)	AC input logic low DDR3-1600, 1333	-	-	V	1,2
	DDR3-1866	-	V _{REF} - 0.135		
V _{REFDQ} (DC)	Reference voltage for DQ, DM inputs	0.49 * V _{DD}	0.51 * V _{DD}	V	3,4


- 1. For DQ and DM: $V_{REF} = V_{REFDQ}$ (DC).
- 2. See Overshoot and Undershoot Specifications section.
- 3. The AC peak noise on V_{REF} may not allow V_{REF} to deviate from V_{REFDQ} (DC) by more than $\pm 1\%$ V_{DD} (for reference: approx. ± 15 mV).
- 4. For reference: approx. V_{DD}/2 ±15 mV.
- 5. $V_{IH}(dc)$ is used as a simplified symbol for $V_{IH,DQ}(a)$ 1.35V : DC90, b) 1.5V : DC100)
- 6. $V_{IL}(dc)$ is used as a simplified symbol for $V_{IL,DQ}(a)$ 1.35V : DC90, b) 1.5V : DC100)
- 7. V_{IH}(ac) is used as a simplified symbol for V_{IH,DQ}(AC175), V_{IH,DQ}(AC150); V_{IH,DQ}(AC175) value is used when V_{REF} + 175mV is referenced, V_{IH,DQ}(AC150) value is used when V_{REF} + 150mV is referenced.
- 8. $V_{IL}(ac)$ is used as a simplified symbol for $V_{IL,DQ}(AC175)$, $V_{IL,DQ}(AC150)$; $V_{IL,DQ}(AC175)$ value is used when V_{REF} 175mV is referenced, $V_{IL,DQ}(AC150)$ value is used when V_{REF} 150mV is referenced.



V_{REF} Tolerances

The dc-tolerance limits and ac-noise limits for the reference voltages V_{REFCA} and V_{REFDQ} are illustrate in figure $V_{REF}(DC)$ tolerance and $V_{REF}(DC)$ tol

 $V_{REF}(DC)$ is the linear average of $V_{REF}(t)$ over a very long period of time (e.g. 1 sec). This average has to meet the min/max requirement in Table of "Single-Ended AC and DC Input Levels for Command and Address". Furthermore $V_{REF}(t)$ may temporarily deviate from $V_{REF}(DC)$ by no more than +/-1% V_{DD} .



 $V_{\text{REF}}(\text{DC})$ tolerance and V_{REF} AC-Noise limits

The voltage levels for setup and hold time measurements $V_{IH}(AC)$, $V_{IH}(DC)$, $V_{IL}(AC)$ and $V_{IL}(DC)$ are dependent on V_{REF} .

"VREF" shall be understood as VREF(DC), as defined in figure above, VREF(DC) tolerance and VREF AC- Noise limits.


This clarifies, that DC-variations of V_{REF} affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. System timing and voltage budgets need to account for $V_{REF}(DC)$ deviations from the optimum position within the data-eye of the input signals.

This also clarifies that the DRAM setup/hold specification and derating values need to include time and volt- age associated with V_{REF} AC-noise. Timing and voltage effects due to AC-noise on V_{REF} up to the specified limit (+/- 1% of V_{DD}) are included in DRAM timings and their associated deratings.



AC and DC Logic Input Levels for Differential Signals

Differential signals definition



Definition of differential ac-swing and "time above ac level" t_{DVAC}

Differential swing requirement for clock (CK - CK) and strobe (DQS - DQS)

Differential AC and DC Input Levels (1.35V)

Symbol	Parameter	Min	Max	Units	Notes
V _{IHdiff}	Differential input high	+0.18	NOTE 3	٧	1
V _{ILdiff}	Differential input low	NOTE 3	-0.18	٧	1
V _{IHdiff} (AC)	Differential input high AC	2 x (V _{IH} (AC) - V _{REF})	NOTE 3	٧	2
V _{ILdiff} (AC)	Differential input low AC	NOTE 3	2 x (V _{IL} (AC) - V _{REF})	V	2

Differential AC and DC Input Levels (1.5V)

Symbol	Parameter	Min	Max	Units	Notes
V_{IHdiff}	Differential input high	+0.2	NOTE 3	٧	1
V_{ILdiff}	Differential input low	NOTE 3	-0.2	٧	1
$V_{IHdiff}(AC)$	Differential input high AC	2 x (V _{IH} (AC) - V _{REF})	NOTE 3	٧	2
V _{ILdiff} (AC)	Differential input low AC	NOTE 3	2 x (V _{IL} (AC) - V _{REF})	V	2

- 1. Used to define a differential signal slew-rate.
- 2. for CK $\overline{\text{CK}}$ use $V_{IH}/V_{IL}(AC)$ of address/command and V_{REFCA} ; for strobes (DQS, $\overline{\text{DQS}}$) use $V_{IH}/V_{IL}(AC)$ of DQs and V_{REFDQ} ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.
- 3. These values are not defined, however the single-ended signals CK, \overline{CK} , DQS, \overline{DQS} need to be within the respective limits (V_{IH}(DC) max, V_{IL}(DC)min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot specification".




Single-ended requirements for differential signals

Each individual component of a differential signal (CK, DQS, $\overline{\text{CK}}$, $\overline{\text{DQS}}$) has also to comply with certain requirements for single-ended signals.

CK and \overline{CK} have to approximately reach V_{SEH} min / V_{SEL} max [approximately equal to the AC-levels ($V_{IH}(AC)$ / $V_{IL}(AC)$) for Address/command signals] in every half-cycle.

DQS, \overline{DQS} have to reach V_{SEL} min / V_{SEL} max [approximately the ac-levels ($V_{IH}(AC)$ / $V_{IL}(AC)$) for DQ signals] in every half-cycle proceeding and following a valid transition.

Note that the applicable AC-levels for Address/command and DQ's might be different per speed-bin etc. E.g. if $V_{IH150}(AC) / V_{IL150}(AC)$ is used for Address/command signals, then these AC-levels apply also for the single-ended components of differential CK and \overline{CK}



Single-ended requirement for differential signals

Note that while Address/command and DQ signal requirements are with respect to V_{REF} , the single-ended components of differential signals have a requirement with respect to $V_{DD}/2$; this is nominally the same. The transition of single-ended signals through the AC-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach V_{SEL} max, V_{SEH} min has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.




Single-ended levels for CK, DQS, CK, DQS

Symbol	Symbol Parameter		Max	Units	Notes
	Single-ended high-level for strobes	$(V_{DD}/2) + 0.175$	NOTE 3	٧	1,2
V_{SEH}	Single-ended high-level for CK, CK	$(V_{DD}/2) + 0.175$	NOTE 3	٧	1,2
V	Single-ended low-level for strobes	NOTE 3	(V _{DD} /2) - 0.175	٧	1,2
V_{SEL}	Single-ended low-level for CK, CK	NOTE 3	(V _{DD} /2) - 0.175	V	1,2

Notes:

- 1. For CK, $\overline{\text{CK}}$ use $V_{IH}/V_{IL}(AC)$ of address/command; for strobes (DQS, $\overline{\text{DQS}}$) use $V_{IH}/V_{IL}(AC)$ of DQs.
- 2. V_{IH}(AC)/V_{IL}(AC) for DQs is based on V_{REFDO}; VI_H(AC)/V_{IL}(AC) for address/command is based on V_{REFCA}; if a reduced AC-high or AC-low level is used for a signal group, then the reduced level applies also here.
- 3. These values are not defined, however the single-ended components of differential signals CK, \overline{CK} , DQS, \overline{DQS} need to be within the respective limits (V_{IH}(DC) max, V_{IL}(DC) min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot specifications".

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signals (CK, \overline{CK} and DQS, \overline{DQS}) must meet the requirements in below table. The differential input cross point voltage V_{IX} is measured from the actual cross point of true and complement signal to the mid level between of V_{DD} and V_{SS} .



VIX Definition



Cross point voltage for differential input signals (CK, DQS): 1.35V

Symbol	Symbol Parameter		Max	Units	Notes
V _{IX}	Differential Input Cross Point Voltage relative to V _{DD} /2 for CK, CK	-150	150	mV	1
V _{IX}	Differential Input Cross Point Voltage relative to V _{DD} /2 for DQS, DQS	-150	150	mV	

Notes:

1. The relation between V_{IX} Min/Max and $V_{\text{SEL}}/V_{\text{SEH}}$ should satisfy following.

 $(V_{DD}/2) + V_{IX}(Min) - V_{SEL} >= 25mV$

 $V_{SEH} - ((V_{DD}/2) + V_{IX}(Max)) >= 25mV$

Cross point voltage for differential input signals (CK, DQS): 1.5V


Symbol	Parameter	Min	Max	Units	Notes
V	V _{IX} Differential Input Cross Point Voltage relative to V _{DD} /2 for CK, CK			mV	
V _{IX}	Differential input Cross Point voltage relative to V _{DD} /2 for CK, CK		175	mV	1
V _{IX}	Differential Input Cross Point Voltage relative to V _{DD} /2 for DQS, DQS	-150	150	mV	

Notes:

Differential input slew rate definition

Description	Meas	sured	Defined by	
Description	From	То	Defined by	
Differential input slew rate for rising edge (CK-CK and DQS-DQS)	V _{ILdiff} (max)	V _{IHdiff} (min)	<u>V_{IHdiff} (min) - V_{ILdiff} (max)</u> Delta TRdiff	
Differential input slew rate for falling edge (CK-CK and DQS-DQS)	V _{IHdiff} (min)	V _{ILdiff} (max)	<u>V_{IHdiff} (min) - V_{ILdiff} (max)</u> Delta TFdiff	

Note: The differential signal (i.e. $CK-\overline{CK}$ and $DQS-\overline{DQS}$) must be linear between these thresholds.



Differential Input Slew Rate definition for DQS, $\overline{\text{DQS}}$ and CK, $\overline{\text{CK}}$

^{1.} Extended range for V_{IX} is only allowed for clock and if single-ended clock input signals CK and CK are mono- tonic, have a single-ended swing V_{SEL} / V_{SEH} of at least V_{DD}/2 +/- 250 mV, and the differential slew rate of CK-CK is larger than 3 V/ns. Refer to the table of Cross point voltage for differential input signals (CK, DQS) for V_{SEL} and V_{SEH} standard values.



AC and DC Output Measurement Levels

Single-ended AC & DC Output Levels

Symbol	Parameter	DDR3L-1333/ 1600/1866	Units	Notes
V _{OH} (DC)	DC output high measurement level (for IV curve linearity)	$0.8 \times V_{DDQ}$	V	
V _{OM} (DC)	DC output mid measurement level (for IV curve linearity)	$0.5 \times V_{DDQ}$	V	
V _{OL} (DC)	DC output low measurement level (for IV curve linearity)	$0.2 \times V_{DDQ}$	V	
V _{OH} (AC)	AC output high measurement level (for output SR)	$V_{TT} + 0.1 \times V_{DDQ}$	V	1
V _{OL} (AC)	AC output low measurement level (for output SR)	V _{TT} - 0.1 x V _{DDQ}	V	1

Notes:

Differential AC & DC Output Levels

Symbol	Parameter	DDR3L-1333/ 1600/1866	Units	Notes
$V_{OHdiff}(AC)$	AC differential output high measurement level (for output SR)	+0.2 x V _{DDQ}	V	1
V _{OLdiff} (AC)	AC differential output low measurement level (for output SR)	-0.2 x V _{DDQ}	V	1


Notes:

Single-ended Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between $V_{OL}(AC)$ and $V_{OH}(AC)$ for single ended signals.

Decemention	Meas	sured	Defined by
Description	From To		Defined by
Single ended output slew rate for rising edge	V _{OL} (AC)	V _{OH} (AC)	<u>V_{OH}(AC)-V_{OL}(AC)</u> Delta TRse
Single ended output slew rate for falling edge	V _{OH} (AC)	V _{OL} (AC)	<u>V_{OH}(AC)-V_{OL}(AC)</u> Delta TFse

Note: Output slew rate is verified by design and characterization, and may not be subject to production test.



Single-ended Output Slew Rate definition

^{1.} The swing of +/-0.1 x V_{DDQ} is based on approximately 50% of the static single ended output high or low swing with a driver impedance of 40Ω and an effective test load of 25Ω to $V_{TT}=V_{DDQ}/2$.

^{1.} The swing of +/-0.2x V_{DDQ} is based on approximately 50% of the static single ended output high or low swing with a driver impedance of 40 Ω and an effective test load of 25 Ω to $V_{TT}=V_{DDQ}/2$ at each of the differential outputs.



Parameter S	Symbol	Cumbal	Voltogo	DDR3	L1333	DDR3I	L-1600	DDR3I	L-1866	Unito
		Voltage	Min	Max	Min	Max	Min	Max	Units	
Single ended	I SRQse	1.35V	1.75	5(1)	1.75	5(1)	1.75	5(1)	V/ns	
output slew rate		1.5V	2.5	5	2.5	5	2.5	5	V/ns	

Description: SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

se: Single-ended Signals for Ron = RZQ/7 setting

Notes:

- (1) In two cased, a maximum slew rate of 6V/ns applies for a single DQ signal within a byte lane.
- Case_1 is defined for a single DQ signal within a byte lane which is switching into a certain direction (either from high to low of low to high) while all remaining DQ signals in the same byte lane are static (i.e they stay at either high or low).
- Case_2 is defined for a single DQ signals in the same byte lane are switching into the opposite direction (i.e. from low to high or high to low respectively). For the remaining DQ signal switching into the opposite direction, the regular maxi- mum limit of 5 V/ns applies.

Differential Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between $V_{OLdiff}(AC)$ and $V_{OHdiff}(AC)$ for differential signals.

Decembries	Meas	sured	Defined by
Description	From	То	Defined by
Differential output slew rate for rising edge	V _{OLdiff} (AC)	V _{OHdiff} (AC)	V _{OHdiff} (AC)-V _{OLdiff} (AC) Delta TRdiff
Differential output slew rate for falling edge	V _{OHdiff} (AC)	V _{OLdiff} (AC)	V _{OHdiff} (AC)-V _{OLdiff} (AC)) Delta TFdiff

 $Note: Output \ slew \ rate \ is \ verified \ by \ design \ and \ characterization, \ and \ may \ not \ be \ subject \ to \ production \ test.$

Differential Output Slew Rate definition

Parameter Sym	Cymbol Voltage	DDR3L-1333		DDRL3-1600		DDRL3-1866		Unito	
	Syllibol	ymbol Voltage	Min	Max	Min	Max	Min	Max	Units
Differential output	000-114	1.35V	3.5	12	3.5	12	3.5	12	V/ns
slew rate SRQdiff	1.5V	5	10	5	10	5	12	V/ns	

Description: SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)


diff: Differential Signals
For Ron = RZQ/7 setting



Reference Load for AC Timing and Output Slew Rate

Figure represents the effective reference load of 25 ohms used in defining the relevant AC timing parameters of the device as well as output slew rate measurements.

It is not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.




Reference Load for AC Timing and Output Slew Rate

Overshoot/Undershoot Specification

Address and Control Overshoot and Undershoot specifications

Dovometer		Unit			
Parameter	DDR3L-1333	DDR3L-1333 DDR3L-1600		Unit	
Maximum peak amplitude allowed for overshoot	0.4V	0.4V	0.4V	V	
Maximum peak amplitude allowed for undershoot	0.4V	0.4V	0.4V	V	
Maximum overshoot area above V_{DD}	0.4V-ns	0.33V-ns	0.28V-ns	V-ns	
Maximum undershoot area below V _{SS}	0.4V-ns	0.33V-ns	0.28V-ns	V-ns	




Address and Control Overshoot and Undershoot Definition



Clock, Data, Strobe and Mask Overshoot and Undershoot Specifications

Downwater		I Incid			
Parameter	DDR3L-1333	DDR3L-1333 DDR3L-1600 DDR		Unit	
Maximum peak amplitude allowed for overshoot	0.4V	0.4V	0.4V	V	
Maximum peak amplitude allowed for undershoot	0.4V	0.4V	0.4V	V	
Maximum overshoot area above V _{DD}	0.15V-ns	0.13V-ns	0.11V-ns	V-ns	
Maximum undershoot area below V _{SS}	0.15V-ns	0.13V-ns	0.11V-ns	V-ns	



Clock, Data, Strobe, Mask Overshoot and Undershoot Definition



I_{DD} Specification

 V_{DD} , $V_{DDQ} = 1.35V$ (1.283V to 1.45V)

Conditions	Symbol	Data rate	I _{DD} max	Unit
	,	(Mbps)	X16	
Operating One Bank Active-Precharge Current; CKE: High; External clock: On; t _{CK} , nRC, nRAS, CL: see timing used table; BL: 8; AL: 0; $\overline{\text{CS}}$: High between ACT and PRE; Command, Address: partially toggling; Data IO: FLOATING; DM: stable at 0; Bank Activity: Cycling with one bank active at a time; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I _{DD0}	1866 1600 1333	TBD	mA
Operating One Bank Active-Read-Precharge Current; CKE: High; External clock: On; t _{CK} , nRC, nRAS, nRCD, CL: see timing used table; BL: 81; AL: 0; CS: High between ACT, RD and PRE; Command, Address, Data IO: partially toggling; DM: stable at 0; Bank Activity: Cycling with one bank active at a time; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I _{DD1}	1866 1600 1333	TBD	mA
Precharge Power-Down Current Slow Exit; CKE: Low; External clock: On; t _{CK} , CL: see timing used table; BL: 8; AL: 0; $\overline{\text{CS}}$: stable at 1; Command, Address: stable at 0; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0; Pre-charge Power Down Mode: Slow Exit	I _{DD2P0}	1866 1600 1333	TBD	mA
Precharge Power-Down Current Fast Exit; CKE: Low; External clock: On; t _{CK} , CL: see timing used table; BL: 8; AL: 0; $\overline{\text{CS}}$: stable at 1; Command, Address: stable at 0; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0; Precharge Power Down Mode: Fast Exit	I _{DD2P1}	1866 1600 1333	TBD	mA
Precharge Standby Current; CKE: High; External clock: On; t _{CK} , CL: see timing used table; BL: 8; AL: 0; CS: stable at 1; Command, Address: partially toggling; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I _{DD2N}	1866 1600 1333	TBD	mA
Precharge Standby ODT Current; CKE: High; External clock: On; t _{CK} , CL: see timing used table; BL: 8; AL: 0; $\overline{\text{CS}}$: stable at 1; Command, Address: partially toggling; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: toggling	I _{DD2NT}	1866 1600 1333	TBD	mA
Precharge Quiet Standby Current; CKE: High; External clock: On; t _{CK} , CL: see timing used table; BL: 8; AL: 0; CS: stable at 1; Command, Address: stable at 0; Data IO: FLOAT- ING; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I _{DD2Q}	1866 1600 1333	TBD	mA



		Data rate	I _{DD} max	
Conditions	Symbol	(Mbps)	Х8	Unit
Active Power-Down Current; CKE: Low; External clock: On; t _{CK} , CL: see timing used table; BL: 8; AL: 0; CS: stable at 1; Command, Address: stable at 0; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I _{DD3P}	1866 1600 1333	TBD	mA
Active Standby Current; CKE: High; External clock: On; t _{CK} , CL: see timing used table; BL: 8; AL: 0; $\overline{\text{CS}}$: stable at 1; Command, Address: partially toggling; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I _{DD3N}	1866 1600 1333	TBD	mA
Operating Burst Read Current; CKE: High; External clock: On; t _{CK} , CL: see timing used table; BL: 8; AL: 0; CS: High between RD; Command, Address: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one; DM: stable at 0; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I _{DD4R}	1866 1600 1333	TBD	mA
Operating Burst Write Current; CKE: High; External clock: On; t _{CK} , CL: see timing used table; BL: 8; AL: 0; $\overline{\text{CS}}$: High between WR; Command, Address: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM: stable at 0; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at HIGH	I _{DD4W}	1866 1600 1333	TBD	mA
Burst Refresh Current; CKE: High; External clock: On; t _{CK} , CL, nRFC: see timing used table; BL: 8; AL: 0; CS: High between REF; Command, Address: partially toggling; Data IO: FLOATING; DM: stable at 0; Bank Activity: REF command every nRFC; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I _{DD5B}	1866 1600 1333	TBD	mA
Self Refresh Current: Normal Temperature Range; Tcase: 0-85°C; Auto Self-Refresh (ASR): Disabled; Self-Refresh Temperature Range (SRT): Normal; CKE: Low; External clock: Off; CK and CK: LOW; CL: see timing used table; BL: 8; AL: 0; CS, Command, Address, Data IO: FLOATING; DM: stable at 0; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: FLOATING	I _{DD6}	1866 1600 1333	TBD	mA
Self Refresh Current: Extended Temperature Range; Tcase: 0-95°C; Auto Self-Re- fresh (ASR): Disabled; Self-Refresh Temperature Range (SRT): Extended; CKE: Low; External clock: Off; CK and \overline{CK} : LOW; CL: see timing used table; BL: 8; AL: 0; \overline{CS} , Command, Address, Data IO: FLOATING; DM: stable at 0; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: FLOATING	I _{DD6ET}	1866 1600 1333	TBD	mA



Conditions		Data rate	I _{DD} max	
		(Mbps)	Х8	Unit
Operating Bank Interleave Read Current; CKE: High; External clock: On; t _{CK} , nRC, nRAS, nRCD, nRRD, nFAW, CL: see timing used table; BL: 8; AL: CL-1; \overline{CS} : High be- tween ACT and RDA; Command, Address: partially toggling; Data IO: read data bursts with different data between one burst and the next one; DM: stable at 0; Bank Activity: two times interleaved cycling through banks (0, 1,7) with different addressing; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I _{DD7}	1866 1600 1333	TBD	mA
RESET Low Current; RESET: Low; External clock: off; CK and CK: LOW; CKE: FLOAT- ING; CS, Command, Address, Data IO: FLOATING; ODT Signal: FLOATING	I _{DD8}	1866 1600 1333	TBD	mA

Notes:

- 1) Burst Length: BL8 fixed by MRS: set MR0 A[1,0]=00B
- 2) Output Buffer Enable: set MR1 A[12] = 0B; set MR1 A[5,1] = 01B; RTT_Nom enable: set MR1 A[9,6,2] = 011B; RTT_Wr enable: set MR2 A[10,9] = 10B
- 3) Precharge Power Down Mode: set MR0 A12=0B for Slow Exit or MR0 A12=1B for Fast Exit
- 4) Auto Self-Refresh (ASR): set MR2 A6 = 0B to disable or 1B to enable feature
- 5) Self-Refresh Temperature Range (SRT): set MR2 A7=0B for normal or 1B for extended temperature range
- 6) Refer to DRAM supplier data sheet and/or DIMM SPD to determine if optional features or requirements are supported by DDR3 SDRAM
- 7) Read Burst type: Nibble Sequential, set MR0 A[3]=0B

Timing used for IDD and IDDQ Measured - Loop Patterns

Speed		DDR3L-1333	DDR3L-1600	DDR3L-1866	11-2	
CL-nRCD-nRP		9-9-9	11-11-11	13-13-13	Unit	
to	_{CK} (min)	1.5	1.25	1.07	ns	
	CL	9	11	13	nCK	
	nRCD	9	11	13	nCK	
	nRC	33	39	45	nCK	
	nRAS	24	28	32	nCK	
	nRP	9	11	13	nCK	
FAIA/	1KB page size	20	24	26	nCK	
nFAW	2KB page size	30	32	33	nCK	
*DDD	1KB page size	4	5	5	nCK	
nRRD	2KB page size	5	6	6	nCK	
	nRFC	200	240	280	nCK	



DDR3L-1333 Speed Bins

Speed Bin				-15E (DDR3L-1333)		Unit	Notes
CL-nRCD-nRP				9-9-9			
Parameter			Symbol	Min	Max		
Internal read command to first data			t _{AA}	13.5 (13.125)	20	ns	10
Active to read or write delay time			t _{RCD}	13.5 (13.125)	-	ns	10
Precharge command period			t _{RP}	13.5 (13.125)	-	ns	10
Active to active/auto-refresh command time			t _{RC}	49.5 (49.125)	-	ns	10
Active to precharge command period			t _{RAS}	36	9 * t _{REFI}	ns	9
	CL = 5	CWL = 5	t _{CK} (avg)	3.0	3.3	ns	1,2,3,5
		CWL = 6,7	t _{CK} (avg)	Reserved	Reserved	ns	4
	CL = 6	CWL = 5	t _{CK} (avg)	2.5	3.3	ns	1,2,3,5
		CWL = 6	t _{CK} (avg)	Reserved	Reserved	ns	4
		CWL = 7	t _{CK} (avg)	Reserved	Reserved	ns	4
	CL = 7	CWL = 5	t _{CK} (avg)	Reserved	Reserved	ns	4
Average Clock Cycle Time		CWL = 6	t _{CK} (avg)	1.875	< 2.5	ns	1,2,3,5
		CWL = 7	t _{CK} (avg)	Reserved	Reserved	ns	4
	CL = 8	CWL = 5	t _{CK} (avg)	Reserved	Reserved	ns	4
		CWL = 6	t _{CK} (avg)	1.875	< 2.5	ns	1,2,3,5
		CWL = 7	t _{CK} (avg)	Reserved	Reserved	ns	4
	01 0	CWL = 5, 6	t _{CK} (avg)	Reserved	Reserved	ns	4
	CL = 9	CWL = 7	t _{CK} (avg)	1.5	< 1.875	ns	1,2,3
	CL = 10	CWL = 5, 6	t _{CK} (avg)	Reserved	Reserved	ns	4
		CWL = 7	t _{CK} (avg)	1.5	< 1.875	ns	1,2,3
Supported CL setting				5, 6, 7, 8, 9, 10		nCK	
Supported CWL setting				5,	6, 7	nCK	



DDR3L-1600 Speed Bins

	Spe	- 125 (DD	125 (DDR3L-1600)				
	CL-nR	CD-nRP	11-11-11		Unit	Notes	
Parameter			Symbol	Min	Max		
Internal read command to first data			t _{AA}	13.75 (13.125)	20	ns	10
Active to read or v	vrite delay time		t _{RCD}	13.75 (13.125)	-	ns	10
Precharge comma	and period		t _{RP}	13.75 (13.125)	-	ns	10
Active to active/au	uto-refresh comm	and time	t _{RC}	48.75 (48.125)	-	ns	10
Active to precharg	e command perio	bd	t _{RAS}	35	9 * t _{REFI}	ns	9
	CI E	CWL = 5	t _{CK} (avg)	3.0	3.3	ns	1,2,3,6
	CL = 5	CWL = 6,7	t _{CK} (avg)	Reserved	Reserved	ns	4
	CL = 6	CWL = 5	t _{CK} (avg)	2.5	3.3	ns	1,2,3,6
		CWL = 6	t _{CK} (avg)	Reserved	Reserved	ns	4
		CWL = 7	t _{CK} (avg)	Reserved	Reserved	ns	4
	CL = 7	CWL = 5	t _{CK} (avg)	Reserved	Reserved	ns	4
		CWL = 6	t _{CK} (avg)	1.875	< 2.5	ns	1,2,3,6
		CWL = 7	t _{CK} (avg)	Reserved	Reserved	ns	4
Average Clock	CL = 8	CWL = 5	t _{CK} (avg)	Reserved	Reserved	ns	4
Cycle Time		CWL = 6	t _{CK} (avg)	1.875	< 2.5	ns	1,2,3,6
		CWL = 7	t _{CK} (avg)	Reserved	Reserved	ns	4
	CI O	CWL = 5, 6	t _{CK} (avg)	Reserved	Reserved	ns	4
	CL = 9	CWL = 7	t _{CK} (avg)	1.5	1.875	ns	1,2,3,6
		CWL = 5, 6	t _{CK} (avg)	Reserved	Reserved	ns	4
	CL = 10	CWL = 7	t _{CK} (avg)	1.5	1.875	ns	1,2,3,6
		CWL = 8	t _{CK} (avg)	Reserved	Reserved	ns	4
	CL = 11	CWL = 5, 6,7	t _{CK} (avg)	Reserved	Reserved	ns	4
		CWL = 8	t _{CK} (avg)	1.25	1.5	ns	1,2,3
Supported CL setting				5, 6, 7, 8, 9, 10, 11		nCK	
	Supported CWL setting				, 7, 8	nCK	



DDR3L-1866 Speed Bins

	Spe	ed Bin	- 107 (DDR3L-1866)				
CL-nRCD-nRP				13-1	Unit	Notes	
Parameter			Symbol	Min	Max		
Internal read command to first data			t _{AA}	13.91 (13.125)	20	ns	10
Active to read or write delay time			t _{RCD}	13.91 (13.125)	-	ns	10
Precharge command period			t _{RP}	13.91 (13.125)	-	ns	10
Active to active/auto-refresh command time			t _{RC}	47.91 (47.125)	-	ns	10
Active to precharg	e command peri	od	t _{RAS}	34	9 * t _{REFI}	ns	9
	CL = 5	CWL = 5	t _{CK} (avg)	3.0	3.3	ns	1,2,3,7
		CWL = 6,7	t _{CK} (avg)	Reserved	Reserved	ns	4
	01 0	CWL = 5	t _{CK} (avg)	2.5	3.3	ns	1,2,3,7
	CL = 6	CWL = 6,7	t _{CK} (avg)	Reserved	Reserved	ns	4
	CL = 7	CWL = 5	t _{CK} (avg)	Reserved	Reserved	ns	4
		CWL = 6	t _{CK} (avg)	1.875	2.5	ns	1,2,3,7
		CWL = 7	t _{CK} (avg)	Reserved	Reserved	ns	1,2,3,7
	CL = 8	CWL = 5	t _{CK} (avg)	Reserved	Reserved	ns	4
		CWL = 6	t _{CK} (avg)	1.875	2.5	ns	1,2,3,7
		CWL = 7	t _{CK} (avg)	Reserved	Reserved	ns	4
Average Clock	CL = 9	CWL = 5,6	t _{CK} (avg)	Reserved	Reserved	ns	4
Cycle Time		CWL = 7	t _{CK} (avg)	1.5	1.875	ns	1,2,3,7
	CL = 10	CWL = 5,6	t _{CK} (avg)	Reserved	Reserved	ns	4
		CWL = 7	t _{CK} (avg)	1.5	1.875	ns	1,2,3,7
		CWL = 8	t _{CK} (avg)	Reserved	Reserved	ns	4
		CWL = 5,6,7	t _{CK} (avg)	Reserved	Reserved	ns	4
	CL = 11	CWL = 8	t _{CK} (avg)	1.25	1.5	ns	1,2,3,7
		CWL = 9	t _{CK} (avg)	Reserved	Reserved	ns	4
	CL = 12	CWL = 5,6,7,8	t _{CK} (avg)	Reserved	Reserved	ns	4
		CWL = 9	t _{CK} (avg)	Reserved	Reserved	ns	4
	CL = 13	CWL = 5,6,7,8	t _{CK} (avg)	Reserved	Reserved	ns	4
		CWL = 9	t _{CK} (avg)	1.07	1.25	ns	1,2,3
Supported CL setting				6, 7, 8, 9, 10, 11, 13		nCK	
Supported CWL setting				5, 6,	7, 8, 9	nCK	



Speed Bin Table Notes

- 1. The CL setting and CWL setting result in t_{CK}(avg) Min and t_{CK}(avg) Max requirements. When making a selection of t_{CK}(avg), both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting.
- 2. t_{CK} (avg) Min limits: Since CAS Latency is not purely analog data and strobe output are synchronized by the DLL all possible intermediate frequencies may not be guaranteed. An application should use the next smaller JEDEC standard t_{CK} (avg) value (2.5, 1.875, 1.5, or 1.25 ns) when calculating CL [nCK] = t_{AA} [ns] / t_{CK} (avg) [ns], rounding up to the next "Supported CL".
- 3. t_{CK}(avg) Max limits: Calculate t_{CK}(avg) = t_{AA} Max / CL Selected and round the resulting t_{CK}(avg) down to the next valid speed bin (i.e. 3.3ns or 2.5ns or 1.875 ns or 1.25 ns). This result is t_{CK}(avg) Max corresponding to CL selected.
- 4. "Reserved" settings are not allowed. User must program a different value.
- 5. Any DDR3-1333 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to production tests but verified by design/characterization.
- 6. Any DDR3-1600 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to production tests but verified by design/characterization.
- 7. Any DDR3-1866 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to production tests but verified by design/characterization.
- 8. Any DDR3-2133 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to production tests but verified by design/characterization.
- 9. t_{REFI} depends on operating case temperature (Tcase).
- 10. For devices supporting optional downshift to CL=7 and CL=9, t_{AA}/t_{RCD}/t_{RP} min must be 13.125 ns or lower. SPD settings must be programmed to match.





AC Characteristics

	Complete	- 15E	(DDR3L-1333)	11	NI-1
Parameter	Symbol	Min	Max	Unit	Note
Average clock cycle time	t _{CK} (avg)	Please	refer Speed Bins	ps	
Minimum clock cycle time (DLL-off mode)	t _{CK} (DLL-off)	8	-	ns	6
Average CK high level width	t _{CH} (avg)	0.47	0.53	t _{CK} (avg)	
Average CK low level width	t _{CL} (avg)	0.47	0.53	t _{CK} (avg)	
Active Bank A to Active Bank B command		6	-	ns	
period for 1KB page size	t _{RRD}	4	-	nCK	
Active Bank A to Active Bank B command	t _{RRD}	7.5	-	ns	
period for 2KB page size	URRD .	4	-	nCK	
Four activate window for 1KB page size	t _{FAW}	30	-	ns	
Four activate window for 2KB page size	t _{FAW}	45	-	ns	
			1.35V		
Address and Control input hold time	t _{IH} (base) DC90	150	-	ps	16
V _{IH} /V _{IL} (DC) levels)			1.5V		
	t _{IH} (base) DC100	140	-	ps	16
			1.35V		
Address and Control input setup time	t _{IS} (base) AC160	80	-	ps	16
	·		1.5V		•
	t _{IS} (base) AC175	65	-	ps	16
	·		1.35V	·	
Address and Control input setup time	t _{IS} (base) AC135	205	-	ps	16
erage CK high level width erage CK low level sank B command riod for 1KB page size erage CK low level Bank B command erage CK erage CK			1.5V		
	t _{IS} (base) AC150	190	-	ps	16,24
			1.35V		
DQ and DM input hold time	t _{DH} (base) DC90	75	-	ps	17
dress and Control input setup time AVIL (AC) levels) and DM input hold time and DM input hold time			1.5V	•	•
	t _{DH} (base) DC100	65	-	ps	17
			1.35V	•	
DQ and DM input setup time	t _{DS} (base) AC160	-	-	ps	17
(V _{IH} /V _{IL} (AC) levels)			1.5V		
	t _{DS} (base) AC175	-	-	ps	17



Parameter		- 15E	(DDR3L-1333)		
	Symbol	Min	Max	Unit	Note
	•		1.35V	•	
DQ and DM input setup time (V_{IH}/V_{IL} (AC)	t _{DS} (base) AC135	45	-	ps	17
levels)	<u> </u>		1.5V		· L
	t _{DS} (base) AC150	30	-	ps	17
Control and Address Input pulse width for each input	t _{IPW}	620	-	ps	25
DQ and DM Input pulse width for each input	t _{DIPW}	400	-	ps	25
DQ high impedance time	t _{HZ} (DQ)	-	250	ps	13,14
DQ low impedance time	t _{LZ} (DQ)	-500	250	ps	13,14
DQS, DQS high impedance time (RL + BL/2 reference)	t _{HZ} (DQS)	-	250	ps	13,14
DQS, DQS low impedance time (RL - 1 reference)	t _{LZ} (DQS)	-500	250	ps	13,14
DQS, DQS to DQ Skew, per group, per access	t _{DQSQ}	-	125	ps	12,13
CAS to CAS command delay	t _{CCD}	4	-	nCK	
DQ output hold time from DQS, DQS	t _{QH}	0.38	-	t _{CK} (avg)	12,13
DQS, DQS rising edge output access time from rising CK, CK	t _{DQSCK}	-255	255	ps	12,13
DQS latching rising transitions to associated clock edges	t _{DQSS}	-0.25	0.25	t _{CK} (avg)	
DQS falling edge hold time from rising CK, CK	t _{DSH}	0.2	-	t _{CK} (avg)	29
DQS falling edge setup time to rising CK, CK	t _{DSS}	0.2	-	t _{CK} (avg)	29
DQS input high pulse width	t _{DQSH}	0.45	0.55	t _{CK} (avg)	27,28
DQS input low pulse width	t _{DQSL}	0.45	0.55	t _{CK} (avg)	26,28
DQS output high time	t _{QSH}	0.40	-	t _{CK} (avg)	12,13
DQS output low time	t _{QSL}	0.40	-	t _{CK} (avg)	12,13
Mode register set command cycle time	t _{MRD}	4	-	nCK	
		15	-	ns	
Mode register set command update delay	t _{MOD}	12	-	nCK	
Read preamble time	t _{RPRE}	0.9	-	t _{CK} (avg)	13,19
Read postamble time	t _{RPST}	0.3	-	t _{CK} (avg)	11,13
Write preamble time	t _{wpre}	0.9	-	t _{CK} (avg)	1
Write postamble time	t _{wPST}	0.3	-	t _{CK} (avg)	1
Write recovery time	t _{WR}	15	-	ns	
Auto precharge write recovery + Precharge time	t _{DAL} (min)	WR + rou	ndup [t _{RP} / t _{CK} (avg)]	nCK	



.		- 15E (DD	R3L-1333)		
Parameter	Symbol	Min	Max	Unit	Note
Multi-purpose register recovery time	t _{MPRR}	1	-	nCK	22
		7.5	-	ns	18
Internal write to read command delay	t _{wrr}	4	-	nCK	18
Internal road to procharge command delay		7.5	-	ns	
Internal read to precharge command delay	t _{RTP}	4	-	nCK	
Minimum CKE low width for Self-refresh entry to exit timing	t _{CKESR}	t _{CKE} (min) +1nCK	-		
Valid clock requirement after Self- refresh	+	10	-	ns	
entry or Power-down entry	t _{CKSRE}	5	-	nCK	
Valid clock requirement before Self- refresh	+	10	-	ns	
exit or Power-down exit	t _{CKSRX}	5	-	nCK	
Exit Self-refresh to commands not requiring	t _{xs}	t _{RFC} (min) +10	-	ns	
a locked DLL		5	-	nCK	
Exit Self-refresh to commands requiring a locked DLL	t _{XSDLL}	t _{DLLK} (min)	-	nCK	
Auto-refresh to Active/Auto-refresh command time	t _{RFC}	300	-	ns	
Account of the section of the section of	t _{REFI}	-	7.8	μs	33
Average periodic refresh interval		-	3.9	μs	34
CVF minimum high and law nulse width	t _{CKE}	5.625	-	ns	
CKE minimum high and low pulse width		3	-	nCK	
Exit reset from CKE high to a valid	t _{xpr}	t _{RFC} (min) +10	-	ns	
command		5	-	nCK	
DLL locking time	t _{DLLK}	512	-	nCK	
Power-down entry to exit time	t _{PD}	t _{CKE} (min)	9*t _{REFI}		15
Exit precharge power-down with DLL frozen		24	-	ns	2
to commands requiring a locked DLL	t _{XPDLL}	10	-	nCK	2
Exit power-down with DLL on to any valid command; Exit precharge power-down with		6	-	ns	
DLL frozen to commands not requiring a locked DLL	t _{XP}	3	-	nCK	
Command pass disable delay	t _{CPDED}	1	-	nCK	
Timing of ACT command to Power-down entry	tactpden	1	-	nCK	20
Timing of PRE command to Power-down entry	t _{PRPDEN}	1	-	nCK	20
Timing of RD/RDA command to Power-down entry	trdpden	RL+4+1	-	nCK	
Timing of WR command to Power-down entry (BL8OTF, BL8MRS, BL4OTF)	t _{WRPDEN} (min)	WL + 4 + [1	t _{wR} /t _{ck} (avg)]	nCK	9



		- 15E (DD	R3L-1333)		Note
Parameter	Symbol	Min	Max	Unit	Note
Timing of WR command to Power-down entry (BC4MRS)	t _{WRPDEN} (min)	WL + 2 + [t	w _R /t _{CK} (avg)]	nCK	9
Timing of WRA command to Power-down entry (BL8OTF, BL8MRS, BL4OTF)	twrapden	WL+4 +WR+1	-	nCK	10
Timing of WRA command to Power-down entry (BC4MRS)	twrapden	WL+2 +WR+1	-	nCK	10
Timing of REF command to Power-down entry	t _{REFPDEN}	1	-	nCK	20,21
Timing of MRS command to Power-down entry	t _{MRSPDEN}	t _{MOD} (min)	-		
RTT turn-on	t _{AON}	-250	250	ps	7
Asynchronous RTT turn-on delay (Powerdown with DLL frozen)	t _{AONPD}	2	8.5	ns	
RTT_Nom and RTT_WR turn-off time from ODTLoff reference	t _{AOF}	0.3	0.7	t _{CK} (avg)	8
Asynchronous RTT turn-off delay (Powerdown with DLL frozen)	t _{AOFPD}	2	8.5	ns	
ODT high time without write command or with write command and BC4	ODTH4	4	-	nCK	
ODT high time with Write command and BL8	ODTH8	6	-	nCK	
RTT dynamic change skew	t _{ADC}	0.3	0.7	t _{CK} (avg)	
Power-up and reset calibration time	t _{ZQinit}	512	-	nCK	
Normal operation full calibration time	t _{ZQoper}	256	-	nCK	
Normal operation short calibration time	tzacs	64	-	nCK	23
First DQS pulse rising edge after write leveling mode is programmed	twlmrd	40	-	nCK	3
DQS, DQS delay after write leveling mode is programmed	twldqsen	25	-	nCK	3
Write leveling setup time from rising CK, $\overline{\text{CK}}$ crossing to rising DQS, $\overline{\text{DQS}}$ crossing	t _{WLS}	195	-	ps	
Write leveling hold time from rising DQS, DQS crossing to rising CK, CK crossing	t _{wLH}	195	-	ps	
Write leveling output delay	t _{WLO}	0	9	ns	
Write leveling output error	t _{WLOE}	0	2	ns	
Absolute clock period	t _{CK} (abs)	t _{CK} (avg)min + t _{JIT} (per)min	t _{CK} (avg)max + t _{JIT} (per)max	ps	
Absolute clock high pulse width	t _{CH} (abs)	0.43	-	t _{CK} (avg)	30
Absolute clock low pulse width	t _{CL} (abs)	0.43	-	t _{CK} (avg)	31
Clock period jitter	t _{JIT} (per)	-80	80	ps	
Clock period jitter during DLL locking period	t _{JIT} (per,lck)	-70	70	ps	
Cycle to cycle period jitter	t _{JIT} (cc)	-	160	ps	




B	0	- 15E (DD	R3L-1333)		NI. I
Parameter	Symbol	Min	Max	Unit	Note
Cycle to cycle period jitter during DLL locking period	t _{JIT} (cc,lck)	-	140	ps	
Cumulative error across 2 cycles	t _{ERR} (2per)	-118	118	ps	
Cumulative error across 3 cycles	t _{ERR} (3per)	-140	140	ps	
Cumulative error across 4 cycles	t _{ERR} (4per)	-155	155	ps	
Cumulative error across 5 cycles	t _{ERR} (5per)	-168	168	ps	
Cumulative error across 6 cycles	t _{ERR} (6per)	-177	177	ps	
Cumulative error across 7 cycles	t _{ERR} (7per)	-186	186	ps	
Cumulative error across 8 cycles	t _{ERR} (8per)	-193	193	ps	
Cumulative error across 9 cycles	t _{ERR} (9per)	-200	200	ps	
Cumulative error across 10 cycles	t _{ERR} (10per)	-205	205	ps	
Cumulative error across 11 cycles	t _{ERR} (11per)	-210	210	ps	
Cumulative error across 12 cycles	t _{ERR} (12per)	-215	215	ps	
Cumulative error across n = 13,14,49,50 cycles	t _{ERR} (nper)		$t_{ERR}(nper)min = (1 + 0.68ln(n))*t_{JIT}(per)min$ $t_{ERR}(nper)max = (1 + 0.68ln(n))*t_{JIT}(per)max$		32



Parameter	- 125 (DDR3L-1600)					
	Symbol	Min	Max	Unit	Note	
Average clock cycle time	t _{CK} (avg)	Please	refer Speed Bins	ps		
Minimum clock cycle time (DLL-off mode)	t _{CK} (DLL-off)	8	-	ns	6	
Average CK high level width	t _{сн} (avg)	0.47	0.53	t _{CK} (avg)		
Average CK low level width	t _{CL} (avg)	0.47	0.53	t _{CK} (avg)		
Active Bank A to Active Bank B command		6	-	ns		
period for 1KB page size	t _{RRD}	4	-	nCK		
Active Bank A to Active Bank B command	t	7.5	-	ns		
period for 2KB page size	t _{RRD}	4	-	nCK		
Four activate window for 1KB page size	t _{FAW}	30	-	ns		
Four activate window for 2KB page size	t _{FAW}	40	-	ns		
Address and Control input hold time			1.35V			
	t _{IH} (base) DC90	130	-	ps	16	
(V _{IH} /V _{IL} (DC) levels)			1.5V			
	t _{IH} (base) DC100	120	-	ps	16	
	1.35V					
Address and Control input setup time	t _{IS} (base) AC160	60	-	ps	16	
(V _{IH} /V _{IL} (AC) levels)			1.5V	<u> </u>	1	
	t _{IS} (base) AC175	45	-	ps	16	
			1.35V		1	
Address and Control input setup time	t _{IS} (base) AC135	185	-	ps	16	
(V _{IH} /V _{IL} (AC) levels)			1.5V		1	
	t _{IS} (base) AC150	170	-	ps	16,24	
			1.35V	l		
DQ and DM input hold time	t _{DH} (base) DC90	55	-	ps	17	
(V _{IH} /V _{IL} (DC) levels)			1.5V	<u> </u>	1	
	t _{DH} (base) DC100	45	-	ps	17	
			1.35V			
DQ and DM input setup time	t _{DS} (base) AC160	-	-	ps	17	
(V _{IH} /V _{IL} (AC) levels)			1.5V	•	•	
	t _{DS} (base) AC175	-	-	ps	17	



Parameter		- 125 (DI	DR3L-1600)		
	Symbol	Min	Max	Unit	Note
			1.35V	'	L
DQ and DM input setup time $(V_{lH}/V_{lL} (AC)$	t _{DS} (base) AC135	25	-	ps	17
levels)			1.5V		1
	t _{DS} (base) AC150	10	-	ps	17
Control and Address Input pulse width for each input	t _{IPW}	560	-	ps	25
DQ and DM Input pulse width for each input	t _{DIPW}	360	-	ps	25
DQ high impedance time	$t_{HZ}(DQ)$	-	225	ps	13,14
DQ low impedance time	$t_{LZ}(DQ)$	-450	225	ps	13,14
DQS, DQS high impedance time (RL + BL/2 reference)	t _{HZ} (DQS)	-	225	ps	13,14
DQS, DQS low impedance time (RL - 1 reference)	$t_{LZ}(DQS)$	-450	225	ps	13,14
DQS, DQS to DQ Skew, per group, per access	t _{DQSQ}	-	100	ps	12,13
CAS to CAS command delay	t _{CCD}	4	-	nCK	
DQ output hold time from DQS, $\overline{\text{DQS}}$	t _{QH}	0.38	-	t _{CK} (avg)	12,13
DQS, \overline{DQS} rising edge output access time from rising CK, \overline{CK}	t _{DQSCK}	-225	225	ps	12,13
DQS latching rising transitions to associated clock edges	t _{DQSS}	-0.27	0.27	t _{CK} (avg)	
$\frac{\text{DQS}}{\text{CK}}$ falling edge hold time from rising CK,	t _{DSH}	0.18	-	t _{СК} (avg)	29
DQS falling edge setup time to rising CK,	t _{DSS}	0.18	-	t _{CK} (avg)	29
DQS input high pulse width	t _{DQSH}	0.45	0.55	t _{CK} (avg)	27,28
DQS input low pulse width	t _{DQSL}	0.45	0.55	t _{CK} (avg)	26,28
DQS output high time	t _{QSH}	0.40	-	t _{CK} (avg)	12,13
DQS output low time	t _{QSL}	0.40	-	t _{CK} (avg)	12,13
Mode register set command cycle time	t _{MRD}	4	-	nCK	
		15	-	ns	
Mode register set command update delay	t _{MOD}	12	-	nCK	
Read preamble time	t _{RPRE}	0.9	-	t _{CK} (avg)	13,19
Read postamble time	t _{RPST}	0.3	-	t _{CK} (avg)	11,13
Write preamble time	t _{WPRE}	0.9	-	t _{CK} (avg)	1
Write postamble time	t _{WPST}	0.3	-	t _{CK} (avg)	1
Write recovery time	t _{WR}	15	-	ns	
Auto precharge write recovery + Precharge time	t _{DAL} (min)	WR + roundu	up [t _{RP} / t _{CK} (avg)]	nCK	





.		- 125 (DD	R3L-1600)		
Parameter	Symbol	Min	Max	Unit	Note
Multi-purpose register recovery time	t _{MPRR}	1	-	nCK	22
lakan alamaka ka mada a mana alahan		7.5	-	ns	18
Internal write to read command delay	t _{wrr}	4	-	nCK	18
Internal road to procharge command delay		7.5	-	ns	
Internal read to precharge command delay	t _{RTP}	4	-	nCK	
Minimum CKE low width for Self-refresh entry to exit timing	t _{CKESR}	t _{CKE} (min) +1nCK	-		
Valid clock requirement after Self- refresh	+	10	-	ns	
entry or Power-down entry	t _{CKSRE}	5	-	nCK	
Valid clock requirement before Self- refresh	+	10	-	ns	
exit or Power-down exit	t _{CKSRX}	5	-	nCK	
Exit Self-refresh to commands not requiring	t _{xs}	t _{RFC} (min) +10	-	ns	
a locked DLL		5	-	nCK	
Exit Self-refresh to commands requiring a locked DLL	t _{XSDLL}	t _{DLLK} (min)	-	nCK	
Auto-refresh to Active/Auto-refresh command time	t _{RFC}	300	-	ns	
Account of the section of the section of	t _{REFI}	-	7.8	μs	33
Average periodic refresh interval		-	3.9	μs	34
CVF minimum high and law nulse width	t _{CKE}	5	-	ns	
CKE minimum high and low pulse width		3	-	nCK	
Exit reset from CKE high to a valid	t _{xpr}	t _{RFC} (min) +10	-	ns	
command		5	-	nCK	
DLL locking time	t _{DLLK}	512	-	nCK	
Power-down entry to exit time	t _{PD}	t _{CKE} (min)	9*t _{REFI}		15
Exit precharge power-down with DLL frozen		24	-	ns	2
to commands requiring a locked DLL	t _{XPDLL}	10	-	nCK	2
Exit power-down with DLL on to any valid command; Exit precharge power-down with		6	-	ns	
DLL frozen to commands not requiring a locked DLL	t _{XP}	3	-	nCK	
Command pass disable delay	t _{CPDED}	1	-	nCK	
Timing of ACT command to Power-down entry	tactpden	1	-	nCK	20
Timing of PRE command to Power-down entry	t _{PRPDEN}	1	-	nCK	20
Timing of RD/RDA command to Power-down entry	t _{RDPDEN}	RL+4+1	-	nCK	
Timing of WR command to Power-down entry (BL8OTF, BL8MRS, BL4OTF)	t _{WRPDEN} (min)	WL + 4 + [t	w _R /t _{CK} (avg)]	nCK	9



		- 125 (DD	R3L-1600)		Note
Parameter	Symbol	Min	Max	Unit	Note
Timing of WR command to Power-down entry (BC4MRS)	t _{WRPDEN} (min)	WL + 2 + [t	w _R /t _{CK} (avg)]	nCK	9
Timing of WRA command to Power-down entry (BL8OTF, BL8MRS, BL4OTF)	twrapden	WL+4 +WR+1	-	nCK	10
Timing of WRA command to Power-down entry (BC4MRS)	twrapden	WL+2 +WR+1	-	nCK	10
Timing of REF command to Power-down entry	t _{REFPDEN}	1	-	nCK	20,21
Timing of MRS command to Power-down entry	t _{MRSPDEN}	t _{MOD} (min)	-		
RTT turn-on	t _{AON}	-225	225	ps	7
Asynchronous RTT turn-on delay (Powerdown with DLL frozen)	t _{AONPD}	2	8.5	ns	
RTT_Nom and RTT_WR turn-off time from ODTLoff reference	t _{AOF}	0.3	0.7	t _{CK} (avg)	8
Asynchronous RTT turn-off delay (Powerdown with DLL frozen)	t _{AOFPD}	2	8.5	ns	
ODT high time without write command or with write command and BC4	ODTH4	4	-	nCK	
ODT high time with Write command and BL8	ODTH8	6	-	nCK	
RTT dynamic change skew	t _{ADC}	0.3	0.7	t _{CK} (avg)	
Power-up and reset calibration time	t _{ZQinit}	512	-	nCK	
Normal operation full calibration time	t _{ZQoper}	256	-	nCK	
Normal operation short calibration time	tzacs	64	-	nCK	23
First DQS pulse rising edge after write leveling mode is programmed	t _{WLMRD}	40	-	nCK	3
DQS, DQS delay after write leveling mode is programmed	twldqsen	25	-	nCK	3
	t _{WLS}	165	-	ps	
Write leveling hold time from rising DQS, DQS crossing to rising CK, CK crossing	t _{wLH}	165	-	ps	
Write leveling output delay	t _{WLO}	0	7.5	ns	
Write leveling output error	t _{WLOE}	0	2	ns	
Absolute clock period	t _{CK} (abs)	t _{CK} (avg)min + t _{JIT} (per)min	t _{CK} (avg)max + t _{JIT} (per)max	ps	
Absolute clock high pulse width	t _{CH} (abs)	0.43	-	t _{CK} (avg)	30
Absolute clock low pulse width	t _{CL} (abs)	0.43	-	t _{CK} (avg)	31
Clock period jitter	t _{JIT} (per)	-70	70	ps	
Clock period jitter during DLL locking period	t _{JIT} (per,lck)	-60	60	ps	
Cycle to cycle period jitter	t _{JIT} (cc)	-	140	ps	



Parameter	O	- 125 (DDR3L-1600)		11	Nati
	Symbol	Min	Max	Unit	Note
Cycle to cycle period jitter during DLL locking period	t _{JIT} (cc,lck)	-	120	ps	
Cumulative error across 2 cycles	t _{ERR} (2per)	-103	103	ps	
Cumulative error across 3 cycles	t _{ERR} (3per)	-122	122	ps	
Cumulative error across 4 cycles	t _{ERR} (4per)	-136	136	ps	
Cumulative error across 5 cycles	t _{ERR} (5per)	-147	147	ps	
Cumulative error across 6 cycles	t _{ERR} (6per)	-155	155	ps	
Cumulative error across 7 cycles	t _{ERR} (7per)	-163	163	ps	
Cumulative error across 8 cycles	t _{ERR} (8per)	-169	169	ps	
Cumulative error across 9 cycles	t _{ERR} (9per)	-175	175	ps	
Cumulative error across 10 cycles	t _{ERR} (10per)	-180	180	ps	
Cumulative error across 11 cycles	t _{ERR} (11per)	-184	184	ps	
Cumulative error across 12 cycles	t _{ERR} (12per)	-188	188	ps	
Cumulative error across n = 13,14,49,50 cycles	t _{ERR} (nper)	$t_{ERR}(nper)min = (1 + 0.68ln(n))*t_{JIT}(per)min$ $t_{ERR}(nper)max = (1 + 0.68ln(n))*t_{JIT}(per)max$		ps	32



Parameter	- 107 (DDR3L-1866)				
	Symbol	Min	Max	Unit	Note
Average clock cycle time	t _{CK} (avg)	Please	refer Speed Bins	ps	
Minimum clock cycle time (DLL-off mode)	t _{CK} (DLL-off)	8	-	ns	6
Average CK high level width	t _{CH} (avg)	0.47	0.53	t _{CK} (avg)	
Average CK low level width	t _{CL} (avg)	0.47	0.53	t _{CK} (avg)	
Active Bank A to Active Bank B command period for 1KB page size	t _{RRD}	5 4		ns nCK	
Active Bank A to Active Bank B command period for 2KB page size	t _{RRD}	6 4	-	ns	
Four activate window for 1KB page size	t _{FAW}	27	-	ns	
Four activate window for 2KB page size	t _{FAW}	35	-	ns	
	<u> </u>		1.35V	I	I
Address and Control input hold time	t _{IH} (base) DC90	110	-	ps	16
IH/V _{IL} (DC) levels)			1.5V		
	t _{IH} (base) DC100	100	-	ps	16
			1.35V	<u> </u>	1
Address and Control input setup time	t _{IS} (base) AC125	150	-	ps	16
(V _{IH} /V _{IL} (AC) levels)			1.5V		1
	t _{IS} (base) AC125	150	-	ps	16
	1		1.35V		
Address and Control input setup time	t _{IS} (base) AC135	65	-	ps	16
(V _{IH} /V _{IL} (AC) levels)	·		1.5V	•	
ddress and Control input setup time	t _{IS} (base) AC150	65	-	ps	16,24
			1.35V	ns nCK ns ns ns ps ps ps ps	1
DQ and DM input setup time	t _{DH} (base) DC90	75	-	ps	17
(V _{IH} /V _{IL} (DC) levels)			1.5V	<u> </u>	1
	t _{DH} (base) DC100	70	-	ps	17
	<u> </u>		1.35V		
DQ and DM input setup time	t _{DS} (base) AC130	70	-	ps	17
(V _{IH} /V _{IL} (AC) levels)			1.5V		
	t _{DS} (base) AC135	68	-	ps	17



Parameter	0	- 107 (DD	R3L-1866)	11	Nata
	Symbol	Min	Max	Unit	Note
Control and Address Input pulse width for each input	t _{IPW}	535	-	ps	25
DQ and DM Input pulse width for each input	t _{DIPW}	320	-	ps	25
DQ high impedance time	t _{HZ} (DQ)	-	195	ps	13,14
DQ low impedance time	t _{LZ} (DQ)	-390	195	ps	13,14
DQS, DQS high impedance time (RL + BL/2 reference)	t _{HZ} (DQS)	-	195	ps	13,14
DQS, DQS low impedance time (RL - 1 reference)	t _{LZ} (DQS)	-390	195	ps	13,14
DQS, DQS to DQ Skew, per group, per access	t _{DQSQ}	-	85	ps	12,13
CAS to CAS command delay	t_{CCD}	4	-	nCK	
DQ output hold time from DQS, $\overline{\text{DQS}}$	t _{QH}	0.38	-	t _{CK} (avg)	12,13
DQS, DQS rising edge output access time from rising CK, CK	t _{DQSCK}	-195	195	ps	12,13
DQS latching rising transitions to associated clock edges	t _{DQSS}	-0.27	0.27	t _{CK} (avg)	
$\frac{\text{DQS falling edge hold time from rising CK,}}{\text{CK}}$	t _{DSH}	0.18	-	t _{CK} (avg)	29
$\frac{\text{DQS}}{\text{CK}} \text{ falling edge setup time to rising CK,}$	t _{DSS}	0.18	-	t _{CK} (avg)	29
DQS input high pulse width	t _{DQSH}	0.45	0.55	t _{CK} (avg)	27,28
DQS input low pulse width	t _{DQSL}	0.45	0.55	t _{CK} (avg)	26,28
DQS output high time	t _{QSH}	0.40	-	t _{CK} (avg)	12,13
DQS output low time	t _{QSL}	0.40	-	t _{CK} (avg)	12,13
Mode register set command cycle time	t _{MRD}	4	-	nCK	
Made register act command undete delay		15	-	ns	
Mode register set command update delay	t _{MOD}	12	-	nCK	
Read preamble time	t _{RPRE}	0.9	-	t _{CK} (avg)	13,19
Read postamble time	t _{RPST}	0.3	-	t _{CK} (avg)	11,13
Write preamble time	t _{WPRE}	0.9	-	t _{CK} (avg)	1
Write postamble time	t _{WPST}	0.3	-	t _{CK} (avg)	1
Write recovery time	t _{WR}	15	-	ns	
Auto precharge write recovery + Precharge time	t _{DAL} (min)	WR + roundu	o [t _{RP} / t _{CK} (avg)]	nCK	
Multi-purpose register recovery time	t _{MPRR}	1	-	nCK	22
Internal write to read command delay	t _{wrr}	7.5	-	ns	18
		4	-	nCK	18
Internal read to precharge command delay	t _{RTP}	7.5 4	-	ns nCK	



Parameter	Compleal	- 107 (DDR3L-1866)		11	Mata
	Symbol	Min	Max	Unit	Note
Minimum CKE low width for Self-refresh entry to exit timing	t _{CKSRE}	t _{CKE} (min)+1nCK	-		
Valid clock requirement after Self- refresh	t _{CKSRE}	10	-	ns	
entry or Power-down entry		5		nCK	-
Valid clock requirement before Self- refresh exit or Power-down exit	t _{CKSRX}	10 5	-	ns nCK	
Exit Self-refresh to commands not requiring		t _{RFC} (min)+10	-	ns	
a locked DLL	t _{xs}	5	-	nCK	
Exit Self-refresh to commands requiring a locked DLL	t _{XSDLL}	$t_{ extsf{DLLK}}(extsf{min})$	-	nCK	
Auto-refresh to Active/Auto-refresh command time	t _{RFC}	300	-	ns	
Average Periodic Refresh Interval 0°C ≤ Tcase ≤ +85°C	t _{REFI}	-	7.8	μs	
Average Periodic Refresh Interval +85°C < Tcase ≤ +105°C	t _{REFI}	-	3.9	μs	
		5	-	ns	
CKE minimum high and low pulse width	t _{CKE}	3	-	nCK	
Exit reset from CKE high to a valid command	t _{XPR}	t _{RFC} (min)+10	-	ns	
		5	-	nCK	
DLL locking time	t _{DLLK}	512	-	nCK	
Power-down entry to exit time	t _{PD}	t _{CKE} (min)	9*t _{REFI}		15
Exit precharge power-down with DLL frozen to commands requiring a locked DLL	t _{XPDLL}	24	-	ns	2
		10	-	nCK	2
Exit power-down with DLL on to any valid command; Exit precharge power-down with DLL frozen to commands not requiring a locked DLL	t _{хР}	6	-	ns	
		3	-	nCK	
Command pass disable delay	t _{CPDED}	2	-	nCK	
Timing of ACT command to Power-down entry	t _{ACTPDEN}	1	-	nCK	20
Timing of PRE command to Power-down entry	t _{PRPDEN}	1	-	nCK	20
Timing of RD/RDA command to Power-down entry	t _{RDPDEN}	RL+4+1	-	nCK	
Timing of WR command to Power-down entry (BL8OTF, BL8MRS, BL4OTF)	t _{WRPDEN} (min)	WL + 4 + [tws/tck(avg)]		nCK	9
Timing of WR command to Power-down entry (BC4MRS)	t _{wrPDEN} (min)	WL + 2 + [t _{WR} /t _{CK} (avg)]		nCK	9



Parameter	Symbol	- 107 (DD	- 107 (DDR3L-1866)		
		Min	Max	Unit	Note
Timing of WRA command to Power-down entry (BL8OTF, BL8MRS, BL4OTF)	t _{wrpden}	WL+4+WR+1	-	nCK	10
Timing of WRA command to Power-down entry (BC4MRS)	twrpden	WL+2+WR+1	-	nCK	10
Timing of REF command to Power-down entry	t _{REFPDEN}	1	-	nCK	20,21
Timing of MRS command to Power-down entry	t _{wrspden}	t _{MOD} (min)	-		
RTT turn-on	t _{AON}	-195	195	ps	7
Asynchronous RTT turn-on delay (Powerdown with DLL frozen)	t _{AONPD}	2	8.5	ns	
RTT_Nom and RTT_WR turn-off time from ODTLoff reference	t _{AOF}	0.3	0.7	t _{CK} (avg)	8
Asynchronous RTT turn-off delay (Power-down with DLL frozen)	t _{AOFPD}	2	8.5	ns	
ODT high time without write command or with write command and BC4	ODTH4	4	-	nCK	
ODT high time with Write command and BL8	ODTH8	6	-	nCK	
RTT dynamic change skew	t _{ADC}	0.3	0.7	t _{CK} (avg)	
Power-up and reset calibration time	t _{ZQinit}	512	-	nCK	
Normal operation full calibration time	t _{ZQoper}	256	-	nCK	
Normal operation short calibration time	tzacs	64	-	nCK	23
First DQS pulse rising edge after write leveling mode is programmed	t _{WLMRD}	40	-	nCK	3
DQS, DQS delay after write leveling mode is programmed	t _{WLDQSEN}	25	-	nCK	3
$\frac{\text{Write leveling setup time from rising CK,}}{\overline{\text{CK}}} \text{ crossing to rising DQS, } \overline{\overline{\text{DQS}}} \text{ crossing}$	twLs	140	-	ps	
Write leveling hold time from rising DQS, DQS crossing to rising CK, CK crossing	t _{WLH}	140	-	ps	
Write leveling output delay	t _{WLO}	0	7.5	ns	
Write leveling output error	t _{WLOE}	0	2	ns	
Absolute clock period	t _{CK} (abs)	t _{CK} (avg)min + t _{JIT} (per)min	t _{CK} (avg)max + t _{JIT} (per)max	ps	
Absolute clock high pulse width	t _{CH} (abs)	0.43	-	t _{CK} (avg)	30
Absolute clock low pulse width	t _{CL} (abs)	0.43	-	t _{CK} (avg)	31
Clock period jitter	t _{JIT} (per)	-60	60	ps	
Clock period jitter during DLL locking period	t _{JIT} (per,lck)	-50	50	ps	
Cycle to cycle period jitter	t _{JIT} (cc)	-	120	ps	




Parameter	- 107 (DDR3L		R3L-1866)	1114	
	Symbol	Min	Max	Unit	Note
Cycle to cycle period jitter during DLL locking period	t _{JIT} (cc,lck)	-	100	ps	
Cumulative error across 2 cycles	t _{ERR} (2per)	-88	88	ps	
Cumulative error across 3 cycles	t _{ERR} (3per)	-105	105	ps	
Cumulative error across 4 cycles	t _{ERR} (4per)	-117	117	ps	
Cumulative error across 5 cycles	t _{ERR} (5per)	-126	126	ps	
Cumulative error across 6 cycles	t _{ERR} (6per)	-133	133	ps	
Cumulative error across 7 cycles	t _{ERR} (7per)	-139	139	ps	
Cumulative error across 8 cycles	t _{ERR} (8per)	-145	145	ps	
Cumulative error across 9 cycles	t _{ERR} (9per)	-150	150	ps	
Cumulative error across 10 cycles	t _{ERR} (10per)	-154	154	ps	
Cumulative error across 11 cycles	t _{ERR} (11per)	-158	158	ps	
Cumulative error across 12 cycles	t _{ERR} (12per)	-161	161	ps	
Cumulative error across n = 13,14,49,50 cycles	t _{ERR} (nper)	t_{ERR} (nper)min = (1 + 0.68ln(n))* t_{JIT} (per)min t_{ERR} (nper)max = (1 + 0.68ln(n))* t_{JIT} (per)max		ps	32



Package Diagram (x16)

96-Ball Fine Pitch Ball Grid Array Outline



NOTE: ALL DIMENSIONS ARE IN MILLIMETERS.



Revison History

Rev	History	Release Date	Remark
0.1	Initial release	Nov. 2020	