


# **Samsung 1xnm LPDDR4 4GB Validation Issue on TDA4 with CBT Enable**

Dec. 10<sup>th</sup>, 2021 | Samsung Electronics

Confidential



# Confidentiality Notice

---

THIS DOCUMENT AND ALL INFORMATION PROVIDED HEREIN (COLLECTIVELY, “INFORMATION”) IS PROVIDED ON AN “AS IS” BASIS AND REMAINS THE SOLE AND EXCLUSIVE PROPERTY OF SAMSUNG ELECTRONICS CO., LTD. CUSTOMER MUST KEEP ALL INFORMATION IN STRICT CONFIDENCE AND TRUST, AND MUST NOT, DIRECTLY OR INDIRECTLY, IN ANY WAY, DISCLOSE, MAKE ACCESSIBALE, POST ON A WEBSITE, REVEAL, REPORT, PUBLISH, DISSEMINATE OR TRANSFER ANY INFORMATION TO ANY THIRD PARTY. CUSTOMER MUST NOT REPRODUCE OR COPY INFORMATION, WITHOUT SPECIFIC WRITTEN CONSENT FROM SAMSUNG. CUSTOMER MUST NOT USE, OR ALLOW USE OF, ANY INFORMATION IN ANY MANNER WHATSOEVER, EXCEPT FOR CUSTOMER’S INTERNAL EVALUATION PURPOSE. CUSTOMER MUST RESTRICT ACCESS TO INFORMATION TO THOSE OF ITS EMPLOYEES WHO HAVE A BONA FIDE NEED-TO-KNOW FOR SUCH PURPOSE AND ARE BOUND BY OBLIGATIONS AT LEAST AS RESTRICTIVE AS THIS CLAUSE. BY RECEIVING THIS DOCUMENT, IT IS UNDERSTOOD THAT CUSTOMER AGREES TO THE FOREGOING AND TO INDEMNIFY SAMSUNG FOR ANY FAILURE TO STRICTLY COMPLY THEREWITH. IF YOU DO NOT AGREE TO ANY PORTION OF THIS CLAUSE, PLEASE RETURN ALL INFORMATION AND ALL COPIES (IF ANY) WITHIN 24 HOURS OF RECEIPT THEREOF.

# LEGAL DISCLAIMERS

---

Samsung Electronics Co., Ltd.

SAMSUNG ELECTRONICS CO., LTD. RESERVES THE RIGHT TO MAKE CHANGES TO THE INFORMATION PROVIDED IN THIS DOCUMENT, THE SPECIFICATIONS OF THE PRODUCT (AS THE TERM IS DEFINED IN THIS DOCUMENT), INCLUDING RELATED HARDWARE AND SOFTWARE, WITHOUT NOTICE.

Samsung Electronics Co., Ltd. ("Samsung") continually works to improve the Product's quality and reliability but the Product cannot be completely fail-safe as all semiconductor products have inherent failure rates and limited useful lives. IT IS CUSTOMER'S SOLE RESPONSIBILITY TO DETERMINE WHETHER THE SAMSUNG PRODUCT IS SUITABLE AND FIT FOR CUSTOMER'S OWN DESIGNS, SYSTEMS, APPLICATIONS, AND/OR END-PRODUCT, THE APPLICABILITY OF ANY INFORMATION PROVIDED BY SAMSUNG RELATING TO THE PRODUCT, AND THE VALIDATION OF ALL OPERATING PARAMETERS FOR ITS DESIGNS AND/OR APPLICATIONS.

Customer is solely responsible for complying with all safety standards and incorporating safety design measures into Customer's applications and end-product to ensure that a malfunction or failure of the Samsung Product component will not result in loss of human life, bodily injury or severe property and environmental damage. It is Customer's sole responsibility to provide adequate designs for its end-product that includes or incorporates the Product as component in compliance with the latest state of scientific or technical knowledge, the latest versions of all relevant information provided by Samsung, including but not limited to, the specifications and/or instructions regarding the Product, the data sheets, qualification reports and notes for the Product, and precautions and conditions relating to the Product. SAMSUNG ASSUMES NO LIABILITY FOR ANY DAMAGES OCCURRING AS A RESULT OF OR RELATED TO CUSTOMER'S END-PRODUCT DESIGNS.

The Product is not warranted for use in equipment, systems and/or applications in which a malfunction or failure of the Samsung Product component could result, directly or indirectly in death, personal injury, or severe property or environmental damage. Customer shall not use or otherwise make available the Product or related software, hardware and/or technology for any military purposes, including without limitation, for the design, development, use or manufacturing of weapons. The Product is not designed or intended for use in automotive applications unless specifically designated in writing by Samsung as automotive-grade. The Product is neither designed nor intended for use in nuclear facilities, aerospace, satellite, medical, elevator/escalator and/or other safety-related equipment. Customer shall assume the sole risk and liability for and shall indemnify and hold Samsung harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, from any use of the Product for such unintended purposes.

SAMSUNG DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF THE PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION (PROVIDED ONLY AS GUIDANCE FOR THE PRODUCT USE), OR NONINFRINGEMENT OF ANY THIRD PARTY RIGHTS THAT MAY RESULT FROM THE USE OF THE PRODUCT.

Samsung assumes no liability for damages or losses occurring as a result of or related to Customer's noncompliance with applicable laws and regulations.

This document and all information discussed herein remains the sole and exclusive property of Samsung. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by Samsung to Customer under this document, whether express or implied, by estoppel or otherwise.

Absent a separate written agreement signed by both Samsung and Customer, Samsung assumes no liability, to the maximum extent permitted by law, for indirect, consequential, special, punitive, exemplary and/or incidental damages or loss, including but not limited to, loss of profits, loss of use/opportunities, business interruption, corruption or loss of data, procurement of substitute goods and/or services, however caused and on any theory of liability, whether in contract, strict liability, or tort (including negligence or otherwise) arising in any way out of or in connection with the use of the Product, even if advised of the possibility of such damage.

The Product and related technology may be controlled under the applicable export laws and regulations. Export or re-export of the Product and related technology are strictly prohibited unless in compliance with all applicable export laws and regulations.

The terms and conditions of the parties' transaction involving the Product, including but not limited to, all of the above, reflect good faith negotiations by and between Samsung and Customer each as a business entity, and shall not be construed more strictly against Samsung. For more details and additional information, please contact your Samsung business representative.



# TI TDA4 & 1xnm LPDDR4 4GB CBT Fail Issue

## ■ Issue Description

During 1xnm LPDDR4(Multi-Rank product) validation on TDA4 system, Samsung has found booting fail when CBT is enabled at all speed.

(\*validation condition for TDA4 : CBT enable, 4266Mbps + 5% O/C)

## ■ Analysis Result

- During SI test with Samsung & other vendor's DRAM, unterminated section was found with Samsung DRAM after finishing Rank0 training 
- Through the MR13 value checking for each step of CBT, Samsung found one missing sequence before Rank1 Training on TDA4 

9. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y] (or FSP-OP[x]), to turn on termination, and change CK frequency to the high frequency operating point.

→ Turning on termination(ODT) for high frequency operation is missing before Rank1(after Rank0) training.

(\*CBT training is performed in a high frequency environment.) 

- Samsung has tried TI's suggestion and turned out issue was resolved in case of turning on termination(ODT) in the entire CBT training process  
→ Memtester Test Passed on CBT Enable at 4266Mbps + 5% O/C, each Temp.(-40°C/ 25 °C/ 125 °C), each VDD(LVDD/ NVDD/ HVDD)

## ■ Conclusion & Suggestion

- Samsung concluded that this issue occurred because TDA4 did not follow the LP4 CBT sequence in a specific part.
- There are two options for resolving the issue.

# Option1. To apply LP4 CBT sequence of JEDEC on TDA4 (by TI) and change the Frequency set condition at DDRSS file.

# Option2. To change the Frequency Set condition to operate Samsung DRAM without changing CBT sequence.

: This option has been proposed by TI and optimized by Samsung and can be applied immediately. However, the CBT sequence still does not follow the JEDEC Spec.

# #Option1. CBT Sequence & Frequency Set Condition Change

① To apply LP4 CBT sequence of JEDEC on TDA4 (by TI)

(JEDEC Spec. No. 209-4D Page 191.)


: Need to add the missing sequence.

② To change the Frequency Set condition for Samsung

DRAM on XLS Tool(DDRSS File)

: Need to find the appropriate condition after changing CBT sequence.

Training Start for FSP[1]



Parameter Group	Parameter	Frequency Set 0	Frequency Set 1	Frequency Set 2	Units	Notes
VREF Control	DQ VREF Range	Range 0	Range 0	Range 0	-	2
	DQ VREF	16	16	16	% of VDDQ	2
	CA VREF Range	Range 0	Range 0	Range 0	-	2
	CA VREF	25.6	25.6	25.6	% of VDDQ	2
Drive Strength	Pull-Down (PDDS)	RZQ/5	RZQ/5	RZQ/5	Ohms	2, 3
	Pull Up Calibration	VDDQ / 3	VDDQ / 3	VDDQ / 3	-	2
Termination	CA ODT Disable	ODT_CA Bond Pad	ODT_CA Bond Pad	ODT_CA Bond Pad	-	2
	CK ODT Override	Disable	Enable	Enable	-	2
	CS ODT Override	Enable	Enable	Enable	-	2
	CA ODT	Disable	RZQ/4	RZQ/4	Ohms	2, 3
	DQ ODT	Disable	RZQ/5	RZQ/5	Ohms	2, 3
	SOC ODT	RZQ/5	RZQ/5	RZQ/5	Ohms	1, 2, 3

# #Option2. Frequency Set Condition Change (Nov.4<sup>th</sup> '2021)

To change the Frequency Set condition to operate Samsung DRAM without changing CBT sequence

Parameter Group	Parameter	Frequency Set 0	Frequency Set 1	Frequency Set 2	Units	Notes
VREF Control	DQ VREF Range	Range 0	Range 0	Range 0	-	2
	DQ VREF	40 → 16	16	16	% of VDDQ	2
	CA VREF Range	Range 0	Range 0	Range 0	-	2
	CA VREF	40 → 25.6	25.6	25.6	% of VDDQ	2
Drive Strength	Pull-Down (PDDS)	RZQ/6	RZQ/6	RZQ/6	Ohms	2, 3
	Pull Up Calibration	VDDQ / 3	VDDQ / 3	VDDQ / 3	-	2
Termination	CA ODT Disable	ODT_CA Bond Pad	ODT_CA Bond Pad	ODT_CA Bond Pad	-	2
	CK ODT Override	Disable → Enable	Disable → Enable	Disable → Enable	-	2
	CS ODT Override	Enable	Enable	Enable	-	2
	CA ODT	Disable → RZQ/4	RZQ/5 → RZQ/4	RZQ/5 → RZQ/4	Ohms	2, 3
	DQ ODT	Disable → RZQ/6	RZQ/6	RZQ/6	Ohms	2, 3
	SOC ODT	RZQ/6	RZQ/6	RZQ/6	Ohms	1, 2, 3

# #Option2. Frequency Set Condition Change (Updated on Dec.10<sup>th</sup> '2021)

It is necessary that additional modifications (in orange colored cell) being applied to optimize the performance under temp.(-40~125'c) and various VDD conditions.

## A) Processor / DDR Controller IO Configuration

Parameter Group	Parameter	Data Lane 0		Data Lane 1		Data Lane 2		Data Lane 3		Address / Command				
		DQ / DM	DQS	DQ / DM	DQS	DQ / DM	DQS	DQ / DM	DQS	CA[5:0]	Clock	CKE	RST	CS
VREF Control	Range	Range 0	Range 0	Range 0	Range 0	Range 0	Range 0	Range 0	Range 0	Range 0	Range 0	Range 0	Range 0	Range 0
	% of VDDQ	16.7	16.7	16.7	16.7	16.7	16.7	16.7	16.7	16.7	16.7	16.7	16.7	16.7
Drive Strength	Driver Pull-Up	40 → 48 Ohm	40 → 48 Ohm	40 Ohm	40 Ohm	40 Ohm	40 Ohm	40 Ohm	40 Ohm	40 Ohm	34.3 Ohm	34.3 Ohm	34.3 Ohm	34.3 Ohm
	Driver Pull-Down	40 → 48 Ohm	40 → 48 Ohm	40 Ohm	40 Ohm	40 Ohm	40 Ohm	40 Ohm	40 Ohm	40 Ohm	34.3 Ohm	34.3 Ohm	34.3 Ohm	34.3 Ohm
Termination	ODT Pull-Up	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z					
	ODT Pull-Down	40 → 48 Ohm	40 → 48 Ohm	40 Ohm	40 Ohm	40 Ohm	40 Ohm	40 Ohm	40 Ohm					

## B) DRAM IO Configuration

Parameter Group	Parameter	Frequency Set 0	Frequency Set 1	Frequency Set 2	Units	Notes
VREF Control	DQ VREF Range	Range 0	Range 0	Range 0	-	2
	DQ VREF	16	16	16	% of VDDQ	2
	CA VREF Range	Range 0	Range 0	Range 0	-	2
	CA VREF	25.6	25.6	25.6	% of VDDQ	2
Drive Strength	Pull-Down (PDDS)	RZQ/6 → RZQ/5	RZQ/6 → RZQ/5	RZQ/6 → RZQ/5	Ohms	2, 3
	Pull Up Calibration	VDDQ / 3	VDDQ / 3	VDDQ / 3	-	2
Termination	CA ODT Disable	ODT_CA Bond Pad	ODT_CA Bond Pad	ODT_CA Bond Pad	-	2
	CK ODT Override	Enable	Enable	Enable	-	2
	CS ODT Override	Enable	Enable	Enable	-	2
	CA ODT	RZQ/4	RZQ/4	RZQ/4	Ohms	2, 3
	DQ ODT	RZQ/6 → RZQ/5	RZQ/6 → RZQ/5	RZQ/6 → RZQ/5	Ohms	2, 3
	SOC ODT	RZQ/6 → RZQ/5	RZQ/6 → RZQ/5	RZQ/6 → RZQ/5	Ohms	1, 2, 3

\* Yellow colored Cell : Initial modification.

\* Orange colored Cell : Additional modification.

\* In addition to suggested solution by TI, Samsung has modified some freq. set conditions and IO config. Additionally.

\* In case of Option#2, the CBT sequence still does not follow JEDEC spec.


**A journey shared takes us beyond**



# <Appendix> SI\_Booting SI Comparison @Default Setting




## 1. Unterminated section was found with Samsung DRAM



Log

```

--->>> LPDDR4 Initialization is in progress ... <<<---
j721e_lpddr4_ack_freq_upd_req: received freq change req: req type = 1, req no. = 0
j721e_lpddr4_ack_freq_upd_req: received freq change req: req type = 0, req no. = 1
j721e_lpddr4_ack_freq_upd_req: received freq change req: req type = 1, req no. = 2
j721e_lpddr4_ack_freq_upd_req: received freq change req: req type = 0, req no. = 3
j721e_lpddr4_ack_freq_upd_req: received freq change req: req type = 1, req no. = 4
wait_for_bit_le32: Timeout (reg=114080 mask=80 wait_set=)
Timeout during frequency handshake
### ERROR ### Please RESET the board ###
    
```



Log

```


j721e_lpddr4_ack_freq_upd_req: received freq change req: req type = 1, req no. = 0
j721e_lpddr4_ack_freq_upd_req: received freq change req: req type = 0, req no. = 1
j721e_lpddr4_ack_freq_upd_req: received freq change req: req type = 1, req no. = 2
j721e_lpddr4_ack_freq_upd_req: received freq change req: req type = 0, req no. = 3
j721e_lpddr4_ack_freq_upd_req: received freq change req: req type = 1, req no. = 4
j721e_lpddr4_ack_freq_upd_req: received freq change req: req type = 2, req no. = 5
j721e_lpddr4_ack_freq_upd_req: received freq change req: req type = 1, req no. = 6
j721e_lpddr4_ack_freq_upd_req: received freq change req: req type = 2, req no. = 7
j721e_lpddr4_ack_freq_upd_req: received freq change req: req type = 1, req no. = 8
j721e_lpddr4_ack_freq_upd_req: received freq change req: req type = 2, req no. = 9
LPDDR4_Start: PASS
    
```

# <Appendix> CBT Sequence Analysis



## Training Start for FSP[1]

Termination Rank  
 Non-termination Rank



# <Appendix> JEDEC Spec for LP4 CBT Sequence



## 4.28.1.2 Training Sequence for multi-rank systems

Note that the example shown here assumes an initial low-frequency operating point, training a high frequency operating point. The green text is low-frequency, magenta text is high-frequency. Any operating point may be trained from any known good operating point.

1. Set MR13 OP[6]=1B to enable writing to Frequency Set Point 'y' (FSP-WR[y]) (or FSP-WR[x], See Note).
2. Write FSP-WR[y] (or FSP-WR[x]) registers for all channels and ranks to set up high frequency operating parameters.
3. Read MR0 OP[7] on all channels and ranks to determine which die are terminating, signified by MR0 OP[7]=1B.
4. Issue MRW-1 and MRW-2 commands to enter Command Bus Training mode on the terminating rank.
5. Drive CKE LOW on the terminating rank (or all ranks), and change CK frequency to the high frequency operating point.
6. Perform Command Bus Training on the terminating rank (VREFCA, CS, and CA).
7. Exit training by driving CKE HIGH, change CK frequency to the low-frequency operating point, and issue MRW-1 and MRW-2 commands to write the trained values to FSP-WR[y] (or FSP-WR[x]). When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
8. Issue MRW-1 and MRW-2 command to enter training mode on the non-terminating rank (but keep CKE HIGH)
9. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y] (or FSP-OP[x]), to turn on termination, and change CK frequency to the high frequency operating point.
10. Drive CKE LOW on the non-terminating (or all) ranks. The non-terminating rank(s) will now be using FSP-OP[y] (or FSP-OP[x]).
11. Perform Command Bus Training on the non-terminating rank (VREFCA, CS, and CA).
12. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[x] (or FSP-OP[y]) to turn off termination.
13. Exit training by driving CKE HIGH on the non-terminating rank, change CK frequency to the low frequency operating point, and issue MRW-1 and MRW-2 commands. When CKE is driven HIGH, the SDRAM will automatically switch back to the FSP-OP registers that were in use prior to training (i.e. trained values are not retained by the SDRAM).
14. Write the trained values to FSP-WR[y] (or FSP-WR[x]) by issuing MRW-1 and MRW-2 commands to the SDRAM and setting all applicable mode register parameters.
15. Issue MRW-1 and MRW-2 commands to switch the terminating rank to FSP-OP[y] (or FSP-OP[x]), to turn on termination, and change CK frequency to the high frequency operating point. At this point the Command Bus is trained for both ranks and you may proceed to other training or normal operation.

# <Appendix> TI's Guide for unterm issue



## 1. CA ODT / DQ ODT Enable @ Frequency Set 0

- 1) CA ODT : RZQ/5
- 2) DQ ODT : RZQ/6

From: Scholz, Kevin

Sent: Tuesday, October 19, 2021 6:47 PM

To: [jinho21.jang@samsung.com](mailto:jinho21.jang@samsung.com)

Cc: [jace.jung@samsung.com](mailto:jace.jung@samsung.com); Kenneth Kang Wang <[ken.wang@samsung.com](mailto:ken.wang@samsung.com)>; [hj0601.choi@samsung.com](mailto:hj0601.choi@samsung.com); [by.oh@samsung.com](mailto:by.oh@samsung.com); [junho12.lim@samsung.com](mailto:junho12.lim@samsung.com); [jylove.jeong@samsung.com](mailto:jylove.jeong@samsung.com); [sh98.kim@samsung.com](mailto:sh98.kim@samsung.com); [sungoh.huh@samsung.com](mailto:sungoh.huh@samsung.com); [dhee029.kim@samsung.com](mailto:dhee029.kim@samsung.com); [sj47.kim@samsung.com](mailto:sj47.kim@samsung.com); [dongminkim@samsung.com](mailto:dongminkim@samsung.com); Scholz, Kevin <[k-scholz@ti.com](mailto:k-scholz@ti.com)>

Subject: RE: RE: RE: RE:(6) (Reminder)(Inquiries) [EXTERNAL] TI Validation with Samsung part

Hi Jinho,

Looking at this more, have you already tried enabling termination in FO of the XLS tool (set the cells boxed in red below to "RZQ/5" and "RZQ/6" respectively)? If I understand the issue correctly, I think this *may* (not certain) help resolve the issue / enable termination during rank 1 CBT.

### B) DRAM IO Configuration

Parameter Group	Parameter	Frequency Set 0	Frequency Set 1	Frequency Set 2	Units	Notes
VREF Control	DQ VREF Range	Range 0	Range 0	Range 0	-	2
	DQ VREF	10	16	16	% of VDDQ	2
	CA VREF Range	Range 0	Range 0	Range 0	-	2
Drive Strength	CA VREF	10	25.6	25.6	% of VDDQ	2
	Pull-Down (PDDS)	RZQ/6	RZQ/6	RZQ/6	Ohms	2, 3
	Pull-Up Calibration	VDDQ / 3	VDDQ / 3	VDDQ / 3	-	2
Termination	CA ODT Disable	ODT_CA Bond Pad	ODT_CA Bond Pad	ODT_CA Bond Pad	-	2
	CK ODT Override	Disable	Disable	Disable	-	2
	CS ODT Override	Enable	Enable	Enable	-	2
	CA ODT	Disable	RZQ/5	RZQ/5	Ohms	2, 3
	DQ ODT	Disable	RZQ/6	RZQ/6	Ohms	2, 3
	SOC ODT	RZQ/6	RZQ/6	RZQ/6	Ohms	1, 2, 3

#### NOTES:

- 1) This parameter should be set to match the ODT setting configured under "Processor / DDR Controller IO Configuration".
- 2) Default settings are recommended.

Title-README	Config	DRAMTiming	IOControl	IOUnit	ISE	RTD	CMR	Revision	+
--------------	--------	------------	-----------	--------	-----	-----	-----	----------	---