



SOC POWER SUPPLY PMIC



PMIC Config option



PMIC uses default I2C1 ADDR: 0x48,0x49,0x5A,0x5B

(41) PMIC_INtN << R127 << 0E 1% NC PMIC_INT_B

VCC_3V3_SYS POWER SWITCH









Designed for TI by Mistral Solutions Pvt Ltd



Title		SOC POWER SUPPLY PMIC	
Size	PROC135E2_SCH	Rev	E2
Date	Friday, July 07, 2023	Sheet	12 of 44













CURRENT MONITORING DEVICES

量产时该部分都直接短接




POWER SOURCE	SUPPLY NET	
VCC_CORE	VDD_CORE	
VCC_OV85	VDDR_CORE	
VCC_3V3_SYS	SoC_DVDD3V3	
VCC_1V8	SoC_DVDD1V8	
VDDA1V8	VDDA_1V8	
VCC1V1	VDD_LPDDR4	


SOC POWER




SOC POWER DECAPS





Place one 0.1uF cap near each Pin




Place one 0.1uF cap near each Pin




Place one 0.1uF cap near each Pin



Place one 0.1uF cap near each Pin




Place one 0.1uF cap near each Pin




Place one 0.1uF cap near each Pin


SOC VSS




SOC WKUP DOMAIN



SOC GPMC




BOOT MODE SWITCHES




BOOT MODES SUPPORTED

1. OSPI
2. MMC1 - SD CARD
3. UART
4. eMMC
5. ETHERNET
6. USB0 DFU
7. USB0 MS

SOC - MCU DOMAIN



MCU_UART0 MUX



Designed for TI by Mistral Solutions Pvt Ltd



Title: MCU HEADER

Size	PROC135E2_SCH	Rev	E2
Date:	Friday, July 07, 2023	Sheet	33 of 44

HDMI INTERFACE

U18M	U22	SoC_VOUT0_DATA0
VOUT0_DATA0	U21	SoC_VOUT0_DATA1
VOUT0_DATA1	U20	SoC_VOUT0_DATA2
VOUT0_DATA2	U19	SoC_VOUT0_DATA3
VOUT0_DATA3	U18	SoC_VOUT0_DATA4
VOUT0_DATA4	U17	SoC_VOUT0_DATA5
VOUT0_DATA5	U16	SoC_VOUT0_DATA6
VOUT0_DATA6	U15	SoC_VOUT0_DATA7
VOUT0_DATA7	U14	SoC_VOUT0_DATA8
VOUT0_DATA8	U13	SoC_VOUT0_DATA9
VOUT0_DATA9	U12	SoC_VOUT0_DATA10
VOUT0_DATA10	U11	SoC_VOUT0_DATA11
VOUT0_DATA11	U10	SoC_VOUT0_DATA12
VOUT0_DATA12	U9	SoC_VOUT0_DATA13
VOUT0_DATA13	U8	SoC_VOUT0_DATA14
VOUT0_DATA14	U7	SoC_VOUT0_DATA15
VOUT0_DATA15	U6	SoC_VOUT0_DATA16
VOUT0_PCLK	AA22	SoC_VOUT0_PCLK
U17	U17	SoC_VOUT0_DE
VOUT0_DE	V17	SoC_VOUT0_VSYNC
VOUT0_VSYNC	T18	SoC_VOUT0_HSYNC
VOUT0_HSYNC		

