## PRU R30/31 Input/Output modes

- Each PRU processor implements fast GPO through R30 register and GPI through R31 register
  - PRU has full input and output control on all interfaces
  - RTU\_PRU and TX\_PRU see R31 input and can process receive in parallel

## **General-Purpose Input modes (R31)**

Direct input	There are 80 general-purpose inputs in total.							
16-bit parallel capture	DATAIN[0:15] is captured by the pos_edge or neg_edge of CLOCKIN R31[16] programmable through the PRU_ICSSG CFG register  → If clocking is configured to be positive/negative, then it will equal PRUn_Clock/PRUn_Clock inverted							
	DATAIN is sampled and shifted into a 28-bit shift register on an internal clock pulse.							
28-bit Serial shift in mode	The shift rate is controlled by the effective divisor of two cascaded dividers applied to the ICSSG_CORE_CLK clock (150MHz/ 200MHz/ 225MHz)							

mii\_rt\_r31\_status [29:0] internally driven by the MII\_RT module
Enabled by ICSSG\_GPCFG0\_REG[1-0] PRU0\_GPI\_MODE register (value: 3h), where n = 0 or 1

Integrator counts the number of 1's per clock event. Each channel has three cascaded counters, which are the accumulators for the Sinc3 filter. Each counter and accumulator are 28 bits.

This sample counter updates the count value on the effective clock event for that channel. Each channel also contains a programmable counter compare block.

GPI/O8 GPI/O9 GPI/O10 GPI/O11 GPI/O12 GPI/O13 GPI/O14 GPI/O15 GPI/O16 GPI/O17 GPI/O18 GPI/O19

→ It also supports Start Bit Detection (SB), Shift Counter (Cnt 16) and Stop/Freeze current shift operation and disable search for new Start Bit

GPI [19:0] feeds directly into the PRU R31 in Default state

## **General-Purpose Output modes (R30)**

GPI/O0 | GPI/O1 | GPI/O2 | GPI/O3 | GPI/O4 |

Direct Output	PRUO_r30[0:19] feeds directly into PRUO_GPO[0:19]
	There are 40 total general-purpose outputs
Serial shift out mode	Data is shifted out of PRU0_r30[0] (PRU0_DATAOUT) on every rising edge of PRU0_r30[1] (PRU0_CLOCK)
	The shift rate is controlled by the effective divisor of two cascaded dividers applied to the ICSSG_CORE_CLK clock (150MHz/ 200MHz/ 225MHz)
	→ Supports <b>2 modes</b> : Free Running Clock Mode (default) and Fixed Clock Count Mode

## **GPIO (R30/R31)**

1/0

MII RT

9x Sigma Delta

INTC (R31)	Interrupt controller (INTC) maps interrupts coming from different parts of the device to a reduced set of PRU_ICSSG interrupt channels, uses bit 30, 31
	Capturing up to 160 Events, supports 20 output interrupt channels, each event/host can be enabled/disabled
3x Peripheral interface	3 channels with baud range from 100 kHz to 16 MHz, The Peripheral Interface's I/Os are multiplexed with the PRU GPI/GPO signals
	TX FIFO size of 32 bits, RX FIFO size of 4 bits

GPI/05 | GPI/06 | GPI/07 |

, -		,												,		,			,	
Direct Input	GPI0	GPI1	GPI2	GPI3	GPI4	GPI5	GPI6	GPI7	GPI8	GPI9	GPI10	GPI11	GPI12	GPI13	GPI14	GPI15	GPI16	GPI17	GPI18	GPI19
Parallel Capture	DATAIN0	DATAIN1	DATAIN2	DATAIN3	DATAIN4	DATAIN5	DATAIN6	DATAIN7	DATAIN8	DATAIN9	DATAIN10	DATAIN11	DATAIN12	DATAIN13	DATAIN14	DATAIN15	Clocking			
28-bit Shift In	DATAIN																			
9x Sigma Delta	SD0_CLK	SD0_D	SD1_CLK	SD1_D	SD2_CLK	SD2_D	SD3_CLK	SD3_D	SD4_CLK	SD4_D	SD5_CLK	SD5_D	SD6_CLK	SD6_D	SD7_CLK	SD7_D	SD8_CLK	SD8_D		
Direct Output	GPO0	GPO1	GPO2	GPO3	GPO4	GPO5	GPO6	GPO7	GPO8	GPO9	GPO10	GPO11	GPO12	GPO13	GPO14	GPO15	GPO16	GPO17	GPO18	GPO19
Serial shift out mode	DATAOUT	CLOCKOUT																		
3x Peripheral interface	PERIFO_CLK	PERIFO_Out	PERIFO_OUT_EN	PERIF1_Out	PERIF1_CLK	PERIF1_OUT_EN	PERIF2_CLK	PERIF2_Out	PERIF2_OUT_EN	PERIFO_IN	PERIF1_IN	PERIF2_IN								
											·		·						·	