


<u>Date</u>	<u>Rev</u>	<u>By</u>	<u>History</u>
V0.29	2/7/2025	BMc	<u>PDN-3G & -3M Diags only</u> 1. Fixed power rail connections to OSPI memories by correctly changing name from VDD_MCUIO_1V8 to VDD_IO_1V8 for Grouped PDN scheme. <u>PDN-3F Diag only</u> 2. Added Note 14 to clarify removal of SVS-B & MCU_PWRGRP_IRQn board level net due to removing GPIO Retention low power mode. <u>SoC Pwr Seqs:</u> 1. Corrected power up seq timing diagram to correctly show time btw pwr up seq Time Step #2 vs #3 as only 0.5ms (instead of 1.0ms) per PMIC 133A’s v4 update & as captured in v0.23 changes above.
v0.30	2/19/2025	BMc	<u>SoC Pwr Seqs:</u> 1. Corrected diag to show SOC_PWR_EN (PMIC_ENABLE input) signal asserting low 0.1ms (PMIC’s internal delay T_{DLY0}) before PMIC’s state machine begins executing power down seq by 1st setting MCU_PORz & SOC_PORz low.
v0.31	3/21/2025	BMc	<u>SoC Pwr Seqs:</u> 1. Corrected diag to show both VDD_GPIORET_IO_3V3 & VDD_IO_3V3 min enable time could be ~0.1ms after enabling signals (VDD_MCUIO_3V3 & EN_3V3_IO respectfully). 2. An “Immediate Shutdown/Power Down Seq” has recently been approved and will be add to an upcoming data manual version. This simplifies SoC power down to only require both PORz signals to be set low for 1-2us before disabling SoC input supplies in any order.
V0.32	5/15/2025	BMc	<u>PDN-3AFGM Diags</u> 1. Added “Red Dashed Box” to high-light PMIC resources that are no longer needed and could be reassigned by system SW after boot-up. 2. Updated SVS-A & B to capture OV/UV threshold values per PN “004” default settings. Customers can adjust thresholds via I2C after boot as desired.
	5/22/2025		



Notes:
1) Functional Safety requires monitoring all "safety critical" power rails (i.e. VSYS_3V3 input, key SoC supplies) that could cause severe system failures. ASIL classification depends on the end product use case & what SoC resources a customer is using that are considered to be safety-related. SoC has internal OV & UV monitoring for key SoC MCU & Main voltage domains. The status is reported by SoC's Power OK (POK) following bits. Optional SoC voltage monitoring inputs (i.e. VMONx_IR_VEXTxx) can be used to extend SoC's OV/UV monitoring to a few board level power rails if desired (i.e. load switch Vo -> VDD_IO_3V3). The status bits Main & SDRAM domains are classified as non-critical and do not require direct monitoring: VDDSHV5 (SD Card), VPP_CORE, VPP_MCU, VDDA_3P3_USB & VDD1_LPD0R4_1V8.

2) Load Switches (LDSW) have been used to create VDD_MCUIO_3V3, VDD_GPIORET_3V3 & VDD_IO_3V3 power rails from VCCA_3V3 to provide the following benefits:
A) Correct SoC power supply sequencing by using PMIC resources (GPIO signals & power resource outputs) with desired start-up & shut-down timing delays per NVM settings.
B) PMIC monitoring of "VCCA Over Voltage" (+5 to +10%) allows PMIC to disconnect 3.3V power rails from SoC if OV condition is detected (i.e. load switch Vo -> VDD_IO_3V3).
C) Enables low power modes (MCU Only, GPIO_RET & DDR_RET) since the different 3.3V power rails must be disabled independently for different low power modes.
D) Connecting VCCA_3V3 directly to SoC 3.3V input supplies is ONLY recommended if low power modes are used and a full SoC power up seq is executed any time the VCCA_3V3/VSYS_3V3 is energized since partial powering of the SoC for extended time could negatively impact POK reliability.

3.1) PMIC NVM Rev 1 assigned multiple interface signals to GPIOs with default NVM setting of GPIO_8 = DISABLE_WDOG function and required interface buffer circuitry, see PROC141E4_SCH for details.
A) DISABLE_WDOG (NVM setting): PMIC latches logic level at GPIO8 pin on rising edge of PMIC's nRSTOUT = H_MCU_POR_1V8 at end of power-up seq.
a) High level at GPIO8 pin (SW-1/Imp-1 = closed) directs PMIC to disable Watch-Dog Timer (by setting WDT_PWRHOLD bit to disable timer's long-window time-out) for development/debug.
b) Low level at GPIO8 pin (SW-1/Imp-1 = open) open to PMIC default internal pull-down R) enables Watch-Dog Timer (default setting enables timer's long-window time-out).
B) After system SW boots, SW needs to reassign GPIO_8 = GPI function to operate with PDK's MAIN_PWRGRP_IRQn (asserted high or low signal to allow PMIC to take action if a fault occurs.

3.2) PMIC NVM Rev 2 & 3 changes are listed below. There are EVM board SCH/BOM impacts, see J78454_EVM_..._PDK-3A v0.19 for details.
1. PMIC VCCA input voltage level auto-detection that enables 1x PMIC PN to support PDKs using either 5V or 3.3V.
2. PMIC internal Watchdog Timer is disabled at start-up. This allows GPIO8 function to be used as a PMIC internal configuration control. MCU SW will need to start watchdog timer as part of enabling full FS features.
3. GPIO8 logic level selects the PDK type/scheme by latching level before the 3ms time step during power up sequence & directs PMIC to configure internal resources as follows:
Low = isolated PDK type directs PMIC to create MCU & SoC power groups; Enables BUCKS per power up seq (Removes MCU SW write requirement needed in NVM Rev 1 above.)
High = Grouped PDK type directs PMIC create only MCU power group; Removes BUCKS from pwr up seq (Allow SW to reassign BUCKS for peripheral devices that can be enabled after boot)

3.3) PMIC NVM Rev 4 has been optimized for end product production flow by enabling Watch Dog Timer to support fuses by default, see J78454_EVM_..._PDK-3A v0.20 & up & PROC141E5_SCH for details. GPIO8 has been used to support multiple interface signals as listed below:
A) DISABLE_WDOG (optional): PMIC latches logic level at GPIO8 pin at transition from standby to active start-up sequence.
a) High level at GPIO8 pin (SW-1/Imp-1 = closed) directs PMIC to disable Watch-Dog Timer (by setting WDT_PWRHOLD bit to disable timer's long-window time-out).
b) Low level at GPIO8 pin (SW-1/Imp-1 = open) open to PMIC default internal pull-down R) enables Watch-Dog Timer (default setting enables timer's long-window time-out).
B) EN_3V3_VIO (required): After PMIC NVM installation, GPIO8 = GPIO function to provide enable & disable control of load switch supplying VDD_IO_3V3 power rail.
a) Disabling the WDOG timer is for development & debug tasks. Applying a pull-up to disable WDOG timer will result in early enabling of discrete LDSW-A (VDD_IO_3V3), LDO-B (VDD_SD_DIV) & LDO-F (VDA_USB_3V3). All of these supplies are 3.3V level and are part of the 1st group of supplies to be energized at the start of a power up seq. SoC will not be negatively impacted if these 3.3V supplies are enabled ahead of remaining 3.3V supplies sourced from PMIC and before the rest of SoC supplies begin a normal power up seq during temporary development & debugging activities.

4) GPIO Retention (aka GPIO_RET, IO_RET, IO_Wake) low power mode requires:
A) SoC SW executes common sequence that sets key PMIC register bits in order to enter GPIO_RET low power mode of operation and select the desired wake-up destination state (i.e. Full Active or MCU Only).
B) After entering GPIO_RET mode, the following power rails will remain energized & all other SoC MCU & Main supplies will be shut off to minimize power:
1. VDD_GPIORET_3V3 supplying MCU's VDD_MCU_WAKEL for MCU's 0.8V wake-up logic
2. VDD_GPIORET_3V3 supplying MCU's VDDSHV0_MCU for MCU's 3.3V IO toggle activity
C) PDK system exits GPIO_RET state upon receiving logic toggles on SoC's MCU monitored IO signals ref to VDDSHV0_MCU supply. Then H_MCU_WAKELn (= SoC's Open-Drain PMIC_WAKELn, active low signal connected to PMIC, GPIO_4 (= WKUP1 default function for Full Active or = WKUP2 for MCU Only destination state) is asserted and PMIC state machine transitions PDK system to desired targeted wake up state.
D) The Open-Drain Buffer SN74ALC1G07DRU (tri-state I/O when power is OFF) connects PMIC_WAKELn to SoC_PWR_WKIn net at discrete open-drain FET node. It is needed to isolate the SoC output buffer from the always on VCCA_3V3 used as pull-up supply to prevent current bleeding into SoC during low power modes (MCU Only, DDR_RET) when VDD_GPIORET_3V3 is typically disabled.

5) DDR Retention (aka DDR_RET, Suspend-to-RAM, S2R) low power mode requires:
A) PMIC PN to assign GPIO_8 = Regulator Enable (REGEN) function with an open-drain output buffer type per NVM default settings. The board level net H_DDR_RET_1V1 signal is pulled up to VDD_DDR_1V1 & connected to SoC's DDR_RET input. When this signal is set to high-Z state as part of entering DDR_RET mode.
B) SoC SW executes common sequence that sets key PMIC register bits in order to enter DDR_RET low power mode of operation and select the desired wake-up destination state (i.e. Full Active or MCU Only).
C) After entering DDR_RET mode, the following power rails will remain energized & all other SoC MCU & Main supplies will be shut off to minimize power:
1. VDD_DDR_1V1 supplying both SoC EMIF & SDRAM IO voltages
2. VDD_DDR_1V8 supplying SDRAM only
D) PDK system exits DDR_RET upon detecting a CAN_WAKE signal edge toggle on PMIC's GPIO_4 = LP_WKUP1 function per NVM settings that initiates exiting DDR_RET mode & restores Full Active processor operations.


6) SoC devices come in two types: General Purpose (GP) & High Security (HS). All GP devices can leave the VPP domains unconnected per DM. Pre-programmed HS devices can also leave VPP domains unconnected (no additional FUSE programming is needed). If customer desires capability for on-board FUSE programming, then on-board FUSE programming will require an additional 1.8V_150mA LDO. When disabled, this LDO's Vio will need a high impedance output. Recommended PNs: TP57101-01 or TLV70018-01. The EN_VPP_VPP control signal must be sourced from an SoC GPIO for this PDK (due to limited number of PMIC GPIOs). This allows SoC SW to control Enuse VPP voltage level by enabling & disabling dedicated LDO as needed to program High Security SoC fuses (see SoC DM for details).

7) PDK shows SoC's VDA_3P3_USB domain supplied from a low noise LDO with a VSYS_5V input as preferred for optimal USB 2.0 data eye mask performance. If USB 2.0 I/F is not used or is only needed for development tests, then the digital VDD_IO_3V3 rail with in-line supply filter can be used as an alternate supply. Using digital VDD_IO_3V3 rail to support USB 2.0 I/F removes a discrete LDO & VSYS_5V input but could negatively impact device eye performance due to higher supply noise causing data eye mask violations.

8) PDK shows SoC's Main domain's VDDSHV5 supply being sourced from a dual voltage LDO with a VSYS_5V input as preferred for compliant high-speed SD card operation. If SD card is not used or only standard data rate operation is sufficient, then the digital VDD_IO_3V3 rail with in-line supply filter can be used as an alternate supply. Using digital VDD_IO_3V3 rail to support SD Card operation removes dual voltage, discrete LDO & VSYS_5V input but will restrict data rates to standard 12Mb/s with VIO = 3.3V.

9) A low voltage translator with a VGS or VIH max spec less than 0.76V (-5% supply tol on 0.8V) is needed to ensure a 3.3V logic high level output. 3x different examples are shown below:
#1 A discrete FET voltage translator with low VGS threshold having input min 0.76V. EVM PROC141E2/E3_SCHs use discrete FET PN w/ low VGS but only industrial temp grade.
#2 A single channel, voltage translator (SN74AHC145-Q1) that is automotive AEC-Q100 qualified, graded for -40 to +125C operation could be used as an alternative. Ensure valid logic levels are provided at both GPIO8 (as desc above) & discrete Buck's EN input pin (snap-shot below Buck's internal bit EN/STATUS circuitry).
A) The PMIC's GPIO8 has NVM default setting that enables a 400k internal pull-down. This should be sufficient to keep GPIO8 net from "floating" above GPIO8's VIH min level when VDA_DLL_0V8 is disabled which causes the SN74AHC145-Q1 output to be tri-stated.
B) Customer may want to add a pull-down on the board (showing a 200k below) to keep the PMIC's internal pull-down is not strong enough to ensure a low logic level.
#3 A non-inverting FET stage (E3, shown below) could be added to shut the "MAIN_PWRGRP_IRQn" net to Gnd if items 2a or 2b are not sufficient.

Examples: #1 - Discrete FETs w/ low VGS #2 - Auto Q1, Single Ch. Voltage Translator w/ low Vth #3 - Same as #2 with additional FETs for open-drain I/F to bi-dir EN/Status pins




10) Worst case analysis for very high thermal use cases could result in VCCA_3V3 load current in 15-18A range. This large load current range could lead to a 60 - 72mV voltage drop across Safety FET (Rcm'd Pn: NVMSF4C05N) for a max RDSon = 4mohm. The TPS22965-Q1 load switches have max RDSon = 27mohm with 4A max rating resulting in additional max drop of 108mV. SoC's 3.3V supply tolerance is +/-5% or 165mV. Total RDSon drops across Safety FET & Load Switches range from 168 - 180mV which exceed SoC's min voltage limit. For this reason, the Tulp buck input voltage will be moved from VCCA_3V3 to VSYS_3V3 since VDD_CPU_AVS & VDD_CORE_0V8 rails account for more than 70% of VCCA_3V3 worst case load currents.

11) If GPIO Retention low power mode is desired, then connect all SVS-B VMON inputs to existing MCU supplies (as shown) sourced from PMIC to enable 1x common PM for SVS-A & -B while avoiding false positives on "unconnected" VMONs. If an end product does not need GPIO Retention low power mode, then the 3x following components can be removed from the PDK: LDO-C, LDSW-B & SVS-B. The group of SoC input supplies according to the "PDK Features for Isolated Power Rails" table shown below using the "Standard Operation & MCU Only" assignments row.

12) The OR gate function enabling the discrete LDO supplying 1.8V to LPDDR4 VDD1 (Internal bias voltage) needs to revert back to original discrete FET OR gate circuitry (see PROC141E2_SCH or snap-shot below). Reason for reverting is due to the OR gate needing a max input voltage threshold less than 1.05V (-5% of 1.1V) since the EN_DDR_RET_1V1 signal is sourced from an open-drain PMIC GPIO with PU resistor to VDD_DDR_1V1 supply w/ 5% supply tolerance. In addition, the OR gate needs to remain energized during DDR Retention low power mode (DDR_RET, VDD_DDR_1V1 & VDD1_DDR_1V8 rails remain energized. Therefore, the OR gate supply must use VSYS_3V3 or VCCA_3V3 input supply that remains on in DDR Ret mode. The single logic gate IC (SN74LVC1G97-Q1) used for enabling other power resources interfaced to 3.3V signaling levels can not be used with 1.1V signaling since its max input voltage threshold for 3.3V supply is 2.2V.

Original discrete FET OR gate circuit used in PROC141E2_SCH:




13) The Safety Voltage Supervisor (SVS-A & SVS-B) supply connections need to be changed from "Always ON" VCCA_3V3 (VSYS_3V3) to a "PMIC controlled" power rail to enable resetting of an asserted IRQn signal by power resources in low power modes. During functional testing, it was discovered that an SVS's asserted IRQn could not be reset if MCU processor I2C comm with SVS devices is lost. This will happen if a MCU Power Error occurs (i.e. fault on a MCU supply) since this will cause the PMIC PFSM to transition the system to the desired Safe Recovery state (powers down all SoC supplies). However, if the SoC PDK's input voltage (VSYS_3V3) remains energized, then the energized SVS devices will maintain an asserted IRQn and the system will not be able to execute a SoC cold boot attempt due a previously asserted IRQn will cause the PMIC to abort an SoC power up sequence attempt. A SVS device power cycle will reset an asserted IRQn signal, enabling the desired SoC cold boot attempt. By replacing "Always ON" VCCA_3V3 supply connections with a PMIC controlled power rail (VDD_MCUIO_3V3), the SVS devices will have a power cycle event upon entering the Safe Recovery state (per table below) if a fault occurs on a Main domain supply. The PMIC will transition the system to MCU Only state which allows I2C comm to evaluate & potentially log the fault source. The MCU can use I2C comm to clear an asserted IRQn if a system cold boot attempt is desired to try restarting into the Full Active state since a fault might clear if it's due to a random noise event or temperature dependent. The SVS device's "ACTIVE" input connection will need to be connected to VDD since the new VDD_MCUIO_3V3 supply connection is enabled as part of the SoC power up seq. This avoids driving a high logic signal into an unenergized device.

PDK State:	Active	MCU Only	Safe Recovery
Main supplies = ON	Main supplies = ON	Main supplies = OFF	Main supplies = OFF
SVS-A = ON	SVS-A = ON	SVS-A = ON	SVS-A = OFF
SVS-B = ON	SVS-B = ON	SVS-B = ON	SVS-B = OFF

Leo PMIC-A, PN TP56594133A RWERQ1 (TI PN ID = 1, MP Buck Rails = 3, PG2.0 NVM ID = 3A Rev 5)
HCPS-A & B, Tulip PN TP562873Y1 QWRXSQR1 (ISA PN ID = 3, Jacinto7 Family ID = Y1)
Safety Voltage Supervisor, PN TP5389006004 RTERQ1 (OTP ID = 004 = new common PN for use with Jacinto7 J78454 PDK-3A scheme)

Features Supported (EVM Max Features):

- SoC performance: Max 2.0GHz clock with SERDES interfaces operational
- Functional Safety: ASIL-D capable sys w/ isolated Main & MCU power rails (supply FFI)
- 4x SDRAMs: 32Gb, 4-Die, 32b, 4266MTs, LPDDR4 mode
- Boot & Mass Flash: Octal SPI or Hyperflash & eMMC, UFS
- Signaling Levels: MCU & Main Dual VIO
- Low power modes:
 - MCU Island/Only with Dual VIO (needs 4 indep pwr rails & 1 ctrl signal min)



14) SVS-B device & MCU_PWRGRP_IRQn board-level net are no longer needed to monitor 2x discrete power devices due to removing GPIO Retention low power mode. All remaining MCU supplies are supported by PMIC resources which have OV/UV monitoring & will report faults directly to PMIC PFSM for action. A pull-up resistor must remain connected to GPIO_10 to avoid false positive MCU power group interrupts.

Modular PDKs support Flexible Feature Set Reductions

Feature Removals	Power Resource & Power Rail Removals	New Supply Mappings
HS SoC EFUSE Programming	Discrete LDO VPP, EFUSE_1V8	SoC: VPPs -> No connects
Compliant, USB 2.0 data eye	Discrete LDO VDA_USB_3V3	SoC: VDA_3P3_USB -> Filtered VDD_IO_3V3
Compliant, High-Speed SD Card	Discrete LDO VDD_IO_3V3	SoC: VDDSHV5 -> VDD_IO_3V3 or VDD_IO_1V8
DDR Retention low power mode	Discrete LDO VDD1_DDR_1V8	LPDDR4: VDD1 -> VDD_IO_1V8
MCU GPIO Retention low power mode	Discrete LDO VDD_MCU_GPIORET_0V8	Isolated MCU & Main PDK Schemes: SoC: VDD_MCU_WAKE1 -> VDD_MCU_0V8S
		Grouped MCU & Main PDK Schemes: SoC: VDD_MCU_WAKE1 -> VDD_CORE_0V8
		Isolated MCU & Main PDK Schemes: SoC: VDDSHV0_MCU -> VDD_MCUIO_3V3 or VDD_MCUIO_1V8
		Grouped MCU & Main PDK Schemes: SoC: VDDSHV0_MCU -> VDD_IO_3V3 or VDD_IO_1V8
	Discrete LDSW VDD_MCU_GPIORET_3V3	PMIC: GPIO_10 pulled up to VCCA_3V3
		SoC: VDD_WAKEX0 -> VDD_CORE_0V8
Main GPIO Retention low power mode	Discrete SVS Discrete LDO VDD_GPIORET_0V8	SoC: VDDSHV2 -> VDD_IO_3V3 or VDD_IO_1V8
	Discrete LDSW VDD_GPIORET_3V3	PMIC: GPIO_10 pulled-up to VCCA_3V3
	Discrete SVS	

SoC Input Supply to Power Rail Groupings vs PDK Low Power Mode Features

Feature	VDD_MCU_3V3	VDD_CORE_0V8	VDD_MCUIO_3V3	VDD_IO_1V8	VDD_IO_3V3	VDD1_DDR_1V8	VDD_GPIORET_0V8	VDD_GPIORET_3V3
Standard Operation & MCU Only	vdd_mcu	vdd_core	vddshv0_mcu	vdd_mmc0	vddshv2			
DDR Retention	vdd_mcu	vdd_core	vddshv0_mcu	vdd_mmc0	vddshv2	DDR: vdd1		
GPIO Retention-MCU & Main	vdd_mcu	vdd_core	vddshv2_mcu	DDR: vdd1	vddshv0		vdd_mcu_wake1	vddshv0_mcu
GPIO Retention-MCU	vdd_mcu	vdd_core	vddshv2_mcu	DDR: vdd1	vddshv0		vdd_mcu_wake1	vddshv0_mcu
GPIO Retention-Main	vdd_mcu	vdd_core	vddshv2_mcu	DDR: vdd1	vddshv0		vdd_mcu_wake1	vddshv2

Notes:















- Power rail names shown in "ALL CAPITAL LETTERS"
- SoC input supplies shown in "all lower case letters"

J78454 EVM Leo + 2x High-Current Pwr Stages(HCPS) PDK-3F

(All SoC PN variants: TDA4AP/VP/AH/VH)
(Power Rail & GPIO Mapping Overview)

















SW option to reassign PMIC resource after boot



1. Updated discrete buck's ENABLE input connections to more accurately show the 20k resistor located in-line to voltage translator output.
2. Updated Note 9, example #2 text & diag to show 20k resistor in-line with buck's ENABLE inputs.
1. Corrected a copy & paste error by changing net name "DSRT_PWRGRP_IRQn" connected to SVS-A's IRQ pin to "MAIN_PWRGRP_IRQn".
1. Added Note 14 to clarify removal of SVS-B & MCU_PWRGRP_IRQn board level net due to removing GPIO Retention low power mode.
2. Added "Red Dashed Box" to high-light PMIC resources that are no longer needed and could be reassigned by system SW after boot-up.
3. Updated SVS-A & B to capture OV/UV threshold values per PN "004" default settings. Customers can adjust thresholds via I2C after boot as desired.

PDK-3F vs -3A Change List Summary:

- Remove GPIO Ret power & VMON components (dsct LDO-C, LDSW-B, SVS-B) then connect SoC input supply:
 - SoC's VDD_MCU_WAKEL to VDD_MCUIO_3V3 power rail
 - SoC's VDDSHV0_MCU to VDD_MCUIO_3V3 power rail
 - SoC's PMIC_WAKELn & PMIC_WAKENb become No connects
 - PMIC GPIO5 = EN_GPIO_RET is not needed & can be reassigned by SW after boot.
 - PMIC GPIO10 = MCU_PWRGRP_IRQn is not needed & must be pulled up to VCCA_3V3.
- Remove DDR Ret power component (dsct LDO-D) then connect LPDDR input supply:
 - LPDDR4's VDD1 to VDD_IO_1V8 power rail
- SoC's DDR_RET inputs need to be disabled by connecting pull-down Rs to Gnd.
- Remove compliant high-speed SD Card power component (dsct LDO-E) then connect SoC input supply:
 - VDDSHV5 to VDD_IO_3V3 power rail
- Remove compliant USB 2.0 data eye power component (dsct LDO-F) then connect analog filter input supplying SoC input:
 - VDDA_3P3_USB to VDD_IO_3V3 power rail
- Remove high-security Fuse programming power component (dsct LDO-G) then leave SoC input supply:
 - VPP_CORE & VPP_CPU become No Connects



Power Rails → **Control Signals** → **Note Items**

Power Rails: PCU base, MCU Only/Safety Island, GPIO Retention, DDR_Retention (aka S2R), End Product option, Peripheral loads (SW config'd after boot), End Product option, Peripheral comps, Debug/Development option.

Control Signals: General ctrlr & logic, MCU Only/Safety Island, GPIO Retention, DDR_Retention (aka S2R), End Product option, Peripheral comps, Debug/Development option.


Note Items: On-Chip 'Pwr OK' Monitors (OV & UV), On-Chip 'Pwr OK' Monitors (UV only), Provisioned In-Line Supply Filter, High-lighted diagram changes.

Safety Voltage Supervisor, PN TPS389006004RTERQ1 (OTP ID = 004 = new common PN for use with Jacinto7 J784S4 PDN-3A scheme)

6. Low-power modes:

PDN-3M vs -3A Change List Summary:

- Remove VDD_MCU_0V85 power rail then connect SoC input supply:
 - a. VDD_MCU to VDD_CORE_0V8 power rail
 - b. VDDARM_MCU to VDD_ARM_0V85 power rail
- Remove VDD_MCU_1V8 power rail and connect VDDA_PL1_1V8 power rail to MCU analog input supplies instead.
- Remove discrete LDO-A (previously sourced VDDA_PL1_1V8) and use PMIC's LDO4 to source VDDA_PL1_1V8 instead.
- Remove VDD_MCU0V18 power rail and connect SoC's vddhsu1v0 to VDDO_1V8 power rail instead.
- Remove discrete LDO-B (previously sourced VDDO_1V8) and use PMIC's LDO1 to source VDDA_PHY_1V8 instead.
- Remove VDD_MCU_3V3 power rail and connect SoC's vddhsu2, mco to VDDO_1V8_3V3 power rail instead.
- If waking from both MCO & Main domain IOs in GPIO RETL low pwr mode is desired, then connect
 - a. VDD_GPIORET_WK_0V8 rail to SoC's vddk0, if not, then leave VDD_CORE_0V8 connected.
 - b. VDD_GPIORET_IO_3V3 rail to SoC's vddhsu2, if not, then leave VDD_IO_3V3 connected.
- Remove GPIO input power & VMON components (dsrct LDO-C, LDO5-B, SVS-B) then connect SoC input supply:
 - a. VDD_MCU_WAKE0 to VDDO_0V8 power rail (same rail as vdd_mcu)
 - b. VDDHSV0_MCU to VDDO_1V8_3V3 power rail
 - c. PMIC_WAKEN1 & PMIC_WAKEN0 have no Connects
- Remove DDR Ret power component (dsrct LDO-D) then connect LPDDR0 input supply:
 - a. VDD1 to VDDO_1V8 power rail
 - b. Pull DDR_RETx inputs to Gnd with pull-down Rs
- Remove compliant high-speed SD Card power component (dsrct LDO-E) then connect SoC input supply:
 - a. VDDHSV1S to VDDO_1V8_3V3 power rail
- Remove compliant USB 2.0 data eye power component (dsrct LDO-F) then connect analog filter input supplying SoC input:
 - a. VDDA_3P3_USB to VDDO_1V8_3V3 power rail
- Remove high-security ESD programming power component (dsrct LDO-G) then leave SoC input supply:
 - a. VPP_CORE & VPP_CPU become No Connects



3.1) PMIC NVSR Rev 1 assigned multiple interface signals to GPIO8 with default NVSR setting of GPIO_8 = DISABLE. WDOG function and required interface buffer circuitry, see PROC141E4_SCH for details.

a) DISABLE WDOG NVSR setting: PMIC latches logic level at GPIO8 pin on rising edge of PMIC's nRSTOUT = H, MCU_P0R_1V8 at end of power-up seq.

a) High level at GPIO8 pin (SW-1/Imp-r = closed) directs PMIC to disable Watch-Dog Timer (by setting WWD_PWRHOLD bit to disable timer's long-window time-out) for development/debug.

b) Low level at GPIO8 pin (SW-1/Imp-r = open) due to PMIC default internal pull-down R enables Watch-Dog Timer (default setting enables timer's long-window time-out).

B) After system SW boots, SW needs to reassign GPIO_8 = GPI function to operate with PDN's MAIN_PWRGR_IP2_IRQn (asserted high or low) signal to allow PMIC to take action if a fault occurs.

3.2) PMIC NVM Rev2 & 3 changes are listed below. There are EVM board SCH/BOM impacts, see I78454_EVM_..._PDN-3A for details.

1. PMIC VCCA input voltage level auto-detection that enables 1x PMIC PN to support PDNs using either 5V or 3.3V.
2. PMIC internal Watchdog Timer is disabled at start-up. This allows GPIOB function to be used as a PMIC internal configuration control. MCU SW will need to start watchdog timer as part of enabling full Fusa features.
3. GPIOB logic level selects the PDN type/scheme by latching level before the 3ms time step during power up sequence & directs PMIC to configure internal resources as follows:

Low = Isolated PDN type directs PMIC to create MCU & SOC power groups; Enables BUCKs per power up seq (Removes MCU SW write requirement needed in NVN Rev1 above.)
High = Grouped PDN type directs PMIC create only MCU power group; Removes BUCKs from pwr up seq (Allow SW to reassign BUCKs for peripheral devices that can be enabled after boot)

A) **DISABLE_WUDOG** (optional): PMIC latches logic level at UPUPR pin at transition from standby to active start-up sequence.

- a) High level at GP09 pin (SW-1/Imp-1 = closed) disables PMIC to disable Watch-Dog Timer (by setting WUPRHWOLD bit to disable timer's long-window time-out).
- b) Low level at GP09 pin (SW-1/Imp-1 = open due to PMIC default internal pull-down R) enables Watch-Dog Timer (default setting enables timer's long-window time-out).

B) **EN_3V3_VIO** (required): After PMIC NVM Initialization, GPOs = GPO function to provide enable & disable control of load switch supplying VIO_3V3 power rail.

C) Disabling the WDOG timer is for development & debug tasks. Applying a pull-up R to disable WDOG timer will result in early enabling of discrete L2SW-A (VDDIO_3V3), L2D0 = VDDIO_SV and L2D0-F (VDA_SV_3V3). All of these supplies are at 3.3V level and are part of the 1st group of supplies to be energized at the start of a power up seq. SoC will not be negatively impacted if

these 3.3V supplies are enabled ahead of remaining 3.3V supplies sourced from PMIC and before the rest of SoC supplies begin a normal power up seq during temporary development & debugging activities.

4) GPIO Retention (aka GPIO_RET, IO_RET, IO Wake) low power mode requires:

A) SoC SW executes command sequence that sets key PMIC register bits in order to enter GPIO_RET low power mode of operation and select the desired wake-up destination state (i.e. Full Active or

6) SoC devices come in two types: General Purpose (GP) & High Security (HS). All GP devices can leave the VPP domains unconnected per DM. Pre-programmed HS devices can also leave VPP domains

unconnected if no additional EfUSE programming is needed. If customer desires capability for in-the-field update, then on-board EfUSE programming will require an additional 1.8V, 150mA LDO. When disabled, this LDO's Vo will need a high impedance output. Recommended PNs: TP573101-EF, fixed 1.8V TP573118-01 or TLV70018-01. The EN_EFUSE_VPP control signal must be sourced from an SoC GPIO for this PDN (due to limited number of PMIC GPIOs). This allows SoC SW to control EfUSE VPP voltage level by enabling & disabling dedicated LDO as needed to program High Security SoC Efuses (see SoC DM for details).

8) PDN shows SoC's Main domain's VDDSHVS supply being sourced from a dual voltage LDO with a VSY5_SV input as preferred for compliant high-speed SD card operation. If SD card is not used or only standard data rate operation is sufficient, then the digital VDD_IO_3V3 rail with in-line supply filter can be used as an alternate supply. Using digital VDD_IO_3V3 rail to support SD card operation for development tasks, then the digital VDD_IO_3V3 rail with in-line supply filter can be used as an alternate supply. Using digital VDD_IO_3V3 rail to support USB 2.0 I/F removes a discrete LDO & VSY5_SV input but could negatively impact data eye performance due to higher supply noise causing data eye mask violations.


g) A low voltage translator with a VGS or VIH max spec less than 0.76V (-5% supply to 0.8V) is needed to ensure a 3.3V logic high level output. 3x different examples are shown below:
 #1 A discrete FET voltage translator with low VGS threshold below an input min 0.76V. EVM PROC14E1/ES_5CH5 uses discrete FET PN w/ low VGS but only industrial temp grade.
 #2 A single channel, voltage translator (SN74AHC1T45-Q1) that is automotive AEC-Q100 qualified, grade1 for -40 to +125°C operation could be used as an alternative. Ensure valid logic levels are provided at both GPI08 (as desc above) & discrete BUCK's EN input (snap-shot shows BUCK's internal bit-dr in EN/STATUS circuitry).

A.) The PMIC's GPIO8 has NVM default set that enables a 400k internal pull-down. This should be sufficient to keep GPIO8 net from "floating" above GPIO's VIH min level when VDDA_DLL_0V8 is disabled which causes the SN74AXC145-Q1 output to be tri-stated.

B.) Customer may want to add a pull-down R on the board (showing a 200k below) just in case the PMIC's internal pull-down is not strong enough to ensure a low logic level.

#3 A non-inverting FET stage (Ex 3, shown below) could be added to shunt the "MAIN_PWRGRP_IRQn" net to Gnd if items 2A or 2B are not sufficient.

Examples: #1 - Discrete FETs w/ low VGS #2 - Auto Q1, Single Ch, Voltage Translator w/ low Vth #3 - Same as #2 with additional FETs for open-drain I/F to bi-dir EN/Status pins



10 Worst case analysis for very high thermal use cases could result in VCCA_3V3 load current in 15-18A range. This large load current range could lead to a 60 – 72mV voltage drop across Safety FET (Recm'd Pn: NVMF54C05M) for a max RDSon = 4mhm. The TPS22965-Q1 load switches have max RDSon = 27mhm with 4A max rating resulting in additional max drop of 108mV. SoC's 3.3V supply tolerance is +/- 5% or 165mV. Total RDSon drops across Safety FET & Load switches range from 168 – 180mV which exceed SoC's min voltage limit. For this reason, the Tulip buck input voltage will be moved from VCCA_3V3 to VS15_3V3 since VDD_CPU_AVS & VDD_CORE_0V8 rails account for more than 70% of VCCA_3V3 worst case load currents.

11) If GPIO Retention low power mode is desired, then connect all SVS-B VMON inputs to existing MCU supplies (as shown) sourced from PMIC to enable 1x common PN for SVS-A & B, while avoiding false positives on "unconnected" VMONs. If an end product does not need GPIO Retention low power mode, then the 3x following components can be removed from the PDN: LDO-C, LDSW-B & SVS-B. Group the SoC input supplies including the "PDN Features for Isolated Power Rails" table shown below using the "Standard Operation & MCU Only" assignments row.

12) The OR gate function enabling the discrete LDO supplying 1.8V to LPDDR4 VDD1 (Internal bias voltage) needs to revert back to original discrete FET OR gate circuitry (see PROC141E2_SCH or snap-shot

below). Reason for reverting is due to the OR gate needing a max input voltage threshold less than 1.05V (-5% of 1.1V) since the EN_DDR_RET_1V1 signal is sourced from an open-drain PMIC GPIO with PU resistor to VDD_DDR_1V1 supply with +5% supply tolerance. In addition, the OR gate needs to remain energized during DDR Retention low power mode when only VDD_DDR_1V1 & VDD01_DDR_1V8 rails remain energized. Therefore, the OR gate supply must use VSYS_3V3 or VCCA_3V3 input supply that remains on in DDR Ret mode. The single logic gate IC (SN74LVC167-Q1) used for enabling other power resources interfaced to 3.3V signaling levels can not be used with 1.1V signaling since its max input voltage threshold for 3.3V supply is ~2.2V.

Original discrete EFT OR gate circuit used in PBOC141E2 SCH:

The diagram shows a discrete-time integrator block (labeled 'INTEGRATOR') and a discrete-time differentiator block (labeled 'DIFFERENTIATOR'). The integrator block has an input 'X[n]' and an output 'Y[n]'. The differentiator block has an input 'X[n]' and an output 'Y[n]'. The integrator block is implemented using a discrete-time integrator circuit (labeled 'INTEGRATOR') and a discrete-time differentiator circuit (labeled 'DIFFERENTIATOR'). The differentiator block is implemented using a discrete-time differentiator circuit (labeled 'DIFFERENTIATOR') and a discrete-time integrator circuit (labeled 'INTEGRATOR').


13) The Safety Voltage Supervisor (SVS-A & SVS-B) supply connections need to be changed from "Always ON" VCCA_3V3 (+VSVS_3V3) to a "PMIC controlled" power rail to enable resetting of IPDN circuit by power cycling SVS device. During functional testing, it was discovered that an SVS-B connected IPDN could not be reset if IM11 connector IDC, compared with SVS-A device is lost. This will happen

If a MCU Power Error occurs (i.e. fault on a MCU supply) since this will cause the PMIC PFSM to transition the system to the desired Safe Recovery state (powers down all SoC supplies). However, if the SoC PFSM's input voltage (VSYS_3V3) remains energized, then the energized VSYS devices will maintain an asserted IRQn and the system will not be able to execute a SoC cold boot attempt due a previously asserted IRQn will cause the PMIC to abort an SoC power up sequence attempt. A VSYS device power cycle will reset an asserted IRQn signal, enabling the desired SoC cold boot attempt. By replacing "Always ON" VCCA_3V3 supply connections with a PMIC controlled power rail (VDD_MCU01_3V3), the VSYS devices will have a power cycle event upon entering the Safe Recovery state (per table below). If a fault occurs on a Main domain supply, the PMIC will transition the system to MCU Only state which allows I2C comms to evaluate & potentially log the fault source. The MCU can use I2C comms to clear an


try restarting into the Full Active state since a fault might clear if it's due to a random noise event or temperature dependent. The SVS device's "Active" input connection will need to be connected to VDD since the new VDD_MCUIO_3V3 supply connection is enabled as part of the SoC power up seq. This avoids driving a high logic signal into an unenergized device.

PDN State: Active MCU Only Safe Recovery
 Main supplier = ON Main supplier = OFF Main supplier = OFF

MCU supplies = ON	MCU supplies = ON	MCU supplies = OFF
SVS-A = ON	SVS-A = ON	SVS-A = OFF
SVS-B = ON	SVS-B = ON	SVS-B = OFF



SoC Input Supply to Power Rail Groupings vs PDN Low Power Mode Features								
PDN Features	Isolated MCU & Main PDN Power Rails							
	VDD_MCU_0v93	VDD_CORE_0v8	VDD_MCUIO_3v3	VDD_IO_1v8	VDD_IO_3v3	VDD1_D0R_1v8	VDD_GPIORET_0v8	VDD_GPIORET_3v3
Standard Operation & MCU Only	vdd_mcu							
	vddar_mcu	vdd_core	vddshv0_mcu	vdds_mmc0	vddshv0			
	vdd_mcu_wake1	vdd_wake0	vddshv2_mcu	DDR_vdd1	vddshv2			
DDR Retention	vdd_mcu							
	vddar_mcu	vdd_core	vddshv0_mcu	vdds_mmc0	vddshv0			
	vdd_mcu_wake1	vdd_wake0	vddshv2_mcu	DDR_vdd1	vddshv2	DDR_vdd1		
GPI0 Retention-MCU & Main	vdd_mcu							
	vddar_mcu	vdd_core	vddshv2_mcu	vdds_mmc0	vddshv0		vdd_mcu_wake1	vddshv0_mcu
	vdd_mcu_wake1	vdd_wake0	DDR_vdd1	DDR_vdd1	vddshv2		vdd_wake0	vddshv2
GPI0 Retention-MCU	vdd_mcu							
	vddar_mcu	vdd_core	vddshv2_mcu	vdds_mmc0	vddshv0			
	vdd_mcu_wake1	vdd_wake0	DDR_vdd1	DDR_vdd1	vddshv2		vdd_mcu_wake1	vddshv0_mcu
GPI0 Retention-Main	vdd_mcu							
	vddar_mcu	vdd_core	vddshv0_mcu	vdds_mmc0	vddshv0			
	vdd_mcu_wake1	vdd_wake0	vddshv2_mcu	DDR_vdd1	vddshv2		vdd_wake0	vddshv2
Notes:								
1) Power rail names shown in "ALL CAPITAL LETTERS"								
2) SoC input supplies shown in "all lower case letters"								



TPS6594133A NVM | Revision History

Revision	Release Date	Comments
0.0	April 25, 2022	
1.0	August 8, 2022	
2.0	October 10, 2022	TI J784S4 EVM Samples
3.0	December 15, 2022	RTM'd in January 2023
4.0	Only released in sample units	
5.0	March 1, 2024	PCN released and all parts received after March 1st , 2024 contain Rev 5

Rev	Change	Impact of Change
2.0	VCCA input voltage level auto-detection	Enables 1x PMIC PN to support PDNs with VCCA voltage of 5V or 3.3V
	Watchdog Timer disabled	- GPIO8 used for PMIC config control - MCU SW will need to start watchdog timer as part of enabling full FuSa features
	GPIO8 logic level latched before 3ms time step of power up sequence & directs PMIC to configure internal resources: - Low = Creates 2x power groups; Enables BUCK5 per power up seq - High = Creates 1x power group; Removes BUCK5 from power up seq	- Isolated MCU & Main PDNs (3A to 3F) need 2x power groups, use Buck5 for VDD_MCU_0V85 rail & connect MAIN_PWRGRP_IRQn to GPIO8 for discrete power resource monitoring. - Grouped MCU & Main PDNs (3G to 3M) need 1x power group, removes Buck5 from pwr up seq (Buck5 can be reassigned by SW config to supply a peripheral rail after SoC & SW boot-up) & connects GPIO8 to pull-up resistor to₃, set logic high.

Rev	Change	Impact of Change
2.0	Removed anyZota sequence	PMIC OTA preparation sequence is no longer available. Unused during normal operation.
	Fixed GPIO10 response during normal operation	Prevents PMIC from getting stuck after MCU_PWRGRP_IRQn triggers a recovery attempt
3.0	Adjusted internal setting for improved BUCK reliability	No impact to function

Rev	Change	Impact of Change
4.0	Watchdog enabled by default with 1 sec long window	MCU SW must boot and configure watchdog within 1 second of nRSTOUT going high
	Change default GPIO9 function from GPIO to WD_DISABLE	GPIO9 starts as an input to set WD_PWRHOLD bit, then changes to an output. In Development: Customer has <i>option</i> to use external PU resistor to set WD_PWRHOLD =1 In End Equipment: No impact to function
	TO_ACTIVE sequence has 500us delay between LDO3 and BUCK5	In systems with split power groups, PMIC BUCK5 powers up fully before PMIC LDO3. Overall sequence time remains the same.
	LDO2 OV/UV Threshold changed from 5% to 10%	When used as 3.3V load switch, PG Window will match that of VCCA. Customer can tighten after boot.

*Error found EN_I2C_CRC sequence, only on Rev4

Rev	Change	Impact of Change
5.0	Watchdog Long Window set to 13 minutes.	MCU SW must boot and configure watchdog within 13 minutes of nRSTOUT going high
	Fixed EN_I2C_CRC sequence error	MCU can use I2C_2 FSM Trigger to enable I2C CRC

Rev 4 I2C_CRC_EN Error and Workaround

- What:** Setting I2C_2 FSM Trigger high to enable the I2C CRC does not work on Rev 4 of TPS6594133A
- Why:** Implementation of changes for watchdog and GPIO9 for disable watchdog pushed NVM over the memory limit
- Affected Revisions:** Only Rev 4 is impacted. This was fixed in Rev 5
- Software Workaround:** Instead of using the I2C_2 FSM trigger, please use SW workaround described on next page

Item	Change	Impact
1	Watchdog enabled by default with 1 sec long window	MCU SW must boot and configure watchdog within 1 sec of nRSTOUT (SoC's MCU_PORz) going high
2	Change GPIO9's default NVM function from GPI to WD_DISABLE	GPIO9 starts as an input to set WD_PWRHOLD bit, then changes to an output. In Development/Debug: Customer has <i>option</i> to use external PU resistor to disable WD Timer by setting WD_PWRHOLD =1 In End Equipment: WD Timer enabled by default
3	TO_ACTIVE sequence adds 500us delay to LDO3 enable	Adds timing margin to ensure BUCK5 (SoC's VDD_MCU_0V85) powers up fully before Tulip buck (SoC's VDD_CORE_0V8) that is enabled by LDO3
4	LDO2 output OV/UV Threshold changed from 5% to 10%	When used as 3.3V load switch, PG Window will match that of VCCA since both are supplied by VSYS_3V3 input voltage from pre-regulator. Customer can tighten after boot.

Rev	Change	Impact of Change
1.0	GPIO Retention Entry/Exit Handling – If Wake signal triggers while being armed, PMIC will enter Retention and then immediately exit.	Prevents PMIC from getting stuck in Retention
	Power Down Sequence Timing Changes -Updated power down seq of VDA_DLL_0V8 to shift disabling from 2.5ms to 1.0ms due to ~1ms delay in VDA_DLL_0V8 RC discharge before VDD_CPU_AVS & VDD_CORE_0V8 are disabled by VDA_DLL_0V8 dropping below 0.6V FET Von threshold. -Updated power down seq of VDD_MCU_0V85 to shift disabling from 2.5ms to 2.0ms to ~align with disabling of VDD_CPU_AVS & VDD_CORE_0V8.	Overall sequence time remains the same. Better power down seq when using discrete component rails to align with J7 SoC DM recommended seq.
	At startup, all PMIC power resources/rails mapped to a single MCU_PWR_ERR group	- Enables 1x PMIC PN to support both Grouped & Isolated PDN board designs - Grouped MCU & Main PDNs (3G to 3M) need 1x PMIC power group to enable fault on any monitored rail to cause an orderly shutdown. - Isolated MCU & Main PDNs (3A to 3F) will need MCU SW to create 2x power groups (MCU & Main) by writing 0x1E to PMIC register 0x44

J784S4 EVM Leo + 2x High-Current Pwr Stages(HCPS) PDN-3A

Legend:

System Elapsed Times
Device Timing Parameters
Board Power Rail – Active State / Control Signal Nets / SoC voltage domains
Board Power Rail – GPIO Retention / Control Signal Nets / SoC voltage domains
Board Power Rail – DDR Retention / Control Signal Nets / SoC voltage domains
Discrete Power Component
PMIC Power Component
NVM Settings: (Pwr Rsrc, Current Capacity, Boot Voltage, Delay After Enable [us], Slew Rate [mV/us])
(GPIO# = Function, Ref Voltage, Output Buffer Type, Logic @ T=0, Logic @ Elapsed time [us])

\$ Indicates PMIC Control Signal & Power Resource and Board Power Rail counts that transition during power sequences

= Boolean *OR* logic & = Boolean *AND* logic

Verified per NVM file



Leo PMIC-A, PN TPS6594133ARWERQ1 (TI PN ID = 1, MP Buck Rails = 3, PG2.0 NVM ID = 3A Rev 4 or higher)

HCPS-A & B, Tulip PN TPS62873Y1QWRXSRQ1 (15A PN ID = 3, Jacinto7 Family ID = Y1)

Safety Voltage Supervisor, PN TPS389006004RTERQ1 (OTP ID = 004 = new common PN for use with Jacinto7)

J784S4 PDN-3A scheme)

Rev Date

V0.23 10/26/2023

By Desc

BMc

1. Increase time btw pwr up seq Time Step #2 vs #3 to add 0.5ms margin btw VDD_MCU_0V85 vs VDD_CORE_0V8 for worst case per SoC errata i2406

V0.23b 10/27/2023

BMc

2. Updated PMIC PN NVM revision from v2 to v4

V0.23c 12/06/2023

BMc

3. Added new power up seq constraints list for quick reference as needed to align with Errata i2406 "IO Glitches during Pwr Up Seqs"

v0.29 2/07/2025

BMc

1. Corrected power up seq timing diagram to correctly show time btw pwr up seq Time Step #2 vs #3 as only 0.5ms (instead of 1.0ms).

v0.30 2/19/2025

BMc


1. Corrected diag to show SOC_PWR_EN (PMIC_ENABLE input) signal asserting low 0.1ms (PMIC's internal delay T_{OLV0}) before PMIC's state machine begins executing power down seq by 1st setting MCU_PORz & SOC_PORz low.

v0.31 3/21/2025

BMc

1. Corrected diag to show both VDD_GPIORET_IO_3V3 & VDD_IO_3V3 min enable time could be ~0.1ms after enabling signals (VDD_MCUIO_3V3 & EN_3V3_IO respectfully).


2. An "Immediate Shutdown/Power Down Seq" has recently been approved and will be add to an upcoming data manual version. This simplifies SOC power down to only require both PORz signals to be set low for 1-2us before disabling SoC input supplies in any order.



TPS6594133A PMIC + TPS389006004 SVS Cold Boot-up Timing for PDN-3x

Leo PMIC-A, PN TPS6594133ARWERQ1 (TI PN ID = 1, MP Buck Rails = 2, PG2.0 NVM ID = 3A Rev 5)
HCPS-A & B, Tulip PN TPS62873Y1QWRXSRQ1 (15A PN ID = 3, Jacinto7 Family ID = Y1)
Safety Voltage Supervisor, PN TPS389006004RTERQ1 (OTP ID = 004 = new common PN for use with J7 PDN-3x scheme)

Rev	Date	By	Desc
V0.1	5/21/2022	BMc	Initial capture of PMIC & SVS device initialization sequences vs SoC power up seq & release to active operations.
V0.2	5/24/2022	BMc	Updated SVS operation & added SVS PG set-up time margin calculations to ensure positive margin wrt PMIC's GPIO unmasking for MAIN & MCU_PWRGRP_PG/IRQn signaling at cold power up seq
V0.3	5/31/2022	BMc	Updated following 3 rd PMIC & SVS power seq review
V0.4	6/2/2002	BMc	Updated 1. Functional opr of SVS device begins after OTP, BIST & I2C Addr completion (i.e. Pwr Seq timer, LF VMON) 2. Auto-Mask opr to includes masking of IRQn & SLEEPn pins and aligns to 1x Pwr Seq timer reg value
V0.5	6/30/2022	BMc	Increased Auto-Mask elapsed time-out from 5 to 15ms to ensure no false positives
V0.6	8/31/2022	BMc	Added "PMIC_ColdBOOT_#" power up step elapsed time stamps wrt VSYS_3V3 ramping up vs SoC PORz release to begin system SW boot.
V0.27	11/20/2024	BMc	1. Updated PMIC PN NVM revision from v4 to v5 2. Added PFSM's 1 st state "Wait for Enable" that is NVM defined, NVM 133A requires 5.5ms max for capturing desired PDN settings based upon VCCA input voltage auto-detecting 3.3 or 5V



Work-In-Progress