

AM64x/AM243x EVM BOARD

PROC101D

TABLE OF CONTENTS

Revision Number

PAGE	CONTENTS
01	TABLE OF CONTENTS
02	REVISION HISTORY
03	BLOCK DIAGRAM AM64x EVM BOARD
04	BLOCK DIAGRAM - XDS110 DEBUGGER
05	POWER ARCHITECTURE
06	POWER SEQUENCE
07	GPIO MAPPING TABLE
08	I2C TREE
09	SOC SUPPLY RAILS AND POWER SUPPLIES
10	CAPS FOR SOC POWER SUPPLIES
11	SOC VSS
12	SOC DDRSS AND DDR4 MEMORY INTERFACE
13	SOC MMC0..1 INTERFACE, eMMC FLASH AND SD CARD INTERFACE
14	SOC OSPI/QSPI INTERFACE AND OSPI FLASH
15	BOARD ID EEPROM, BOARD PRESENCE & DIGITAL TEMP SENSOR
16	CPSW3G RGMII_1 ETHERNET PHY AND FET SWITCH
17	ICSSG RGMII_2 - ETHERNET PHY AND MDIO FET SWITCH
18	ICSSG RGMII_1 - ETHERNET PHY
19	TEST AUTOMATION - CONNECTOR AND I2C BUS REPEATER
20	BOOT MODE CONFIGURATION BUFFERS, RESISTOR DIVIDERS AND DIP SWITCHES

PAGE	CONTENTS
21	SOC SUPPLY RAILS - CURRENT MONITORING
22	XDS110 DEBUGGER AND POWER
23	SOC JTAG INTERFACE AND JTAG BUFFERS
24	MIPI 60 PIN CONNECTOR, JTAG 20 PIN cTI CONNECTOR AND BUFFERS
25	SOC USB, USB 2.0 INTERFACE AND POWER SWITCH
26	FT4232 UART TO USB BRIDGE
27	SOC (ICSSG) PRG0 & PRG1, HSE BOARD CONNECTOR
28	SOC GPMC & GPMC TO FSI & HSE CONNECTOR
29	SOC PERIPHERALS, CAN TRANSCEIVER, CAN TO HSE AND DISPLAY INTERFACE
30	SOC PCIe INTERFACE, PCIe CONNECTOR AND RESET
31	EXTERNAL LVCMOS CLOCK (OSCILLATOR), SOC, EPHY & PCIe CLOCK
32	INDUSTRIAL ETHERNET COMMUNICATION LEDS
33	IO EXPANDER & TEST HEADER
34	MCU GENERAL & SAFETY CONNECTOR PLUS SOC RESET
35	SOC PB RESET , DEBOUNCE LOGIC, VOLTAGE SUPERVISOR
36	MAIN 12 V DC INPUT AND POWER GOOD INDICATION LEDS
37	DUAL OUTPUT BUCK (3.3V,5V) AND PRE_REG 3.3V SUPPLY
38	SOC POWER SUPPLIES
39	PERIPHERAL POWER SUPPLIES
40	ASSEMBLY NOTES AND MOUNTING HARDWARE

REV	D
VER	1.3

D-Note:-

SK/EVM is a device evaluation board or platform. The SK/EVM is not a reference design. In some cases the EVM implementation may deviate from the optimum solution to provide a better customer experience or provide flexibility for customers to be able to validate the SOC functionality. TI expects and recommends customers to carefully review and follow all requirements defined in the datasheet, silicon errata, and TRM when designing their custom board. The information found in the datasheet should always take precedence over the SK/EVM implementation.

R-Note:-

- * Verify the DNI components configuration with respect to the EVM schematics (Use PDF) after completion of board design before board assembly.
- * A standard 5% tolerance resistor can be used for most of the series and parallel pull resistor.
- * Be sure to read through all the D-Notes (Design notes), R-Notes (Review notes) and CAD notes during board design and before start of board build. (Refer FAQs listed for additional details)

KEY LINKS TO COLLATERALS

<p>Hardware Design Guide : https://www.ti.com/lit/an/sprad67a/sprad67a.pdf</p>
<p>Schematic Design and Review Checklist : https://www.ti.com/lit/an/spracu5c/spracu5c.pdf</p>
<p>DDR Board Design and Layout Guidelines : https://www.ti.com/lit/an/spracula/spracula.pdf</p>
<p>PMIC Power Solutions application note - > Powering the AM64x with the TPS65220 or TPS65219 PMIC https://www.ti.com/lit/pdf/slvafe9</p>
<p>Using LP8733xx and TPS65218xx PMICs to Power AM64x and AM243x Sitara Processors https://www.ti.com/lit/pdf/slda059</p>
<p>EVM/SKs (Starter Kits) for reference : TMDS64EVM, SK-AM64B</p>

Designed for TI by Mistral Solutions Pvt Ltd



Title TABLE OF CONTENTS

Size	Variant Name = PROC101D(004) TMS64EVM	Rev
C		D
Date:	Wednesday, June 12, 2024	Sheet 1 of 40


REVISION HISTORY

VER #	DATE	DESCRIPTION OF CHANGES	AUTHOR	REVIEWED BY	APPROVED BY
0.1	11th MARCH 2022	Drafted from "PROC101B_SCH" document.	Mistral Design Team	AJIT MB	AJIT MB
0.2	11th MARCH 2022	Removed Voltage Monitor circuit & added RC Delay Circuit for power down sequence requirement Fixed Power down sequence issue seen on AM243x REV B	Mistral Design Team	AJIT MB	AJIT MB
0.3	11th MARCH 2022	Updated schematics to support PG2 Silicon	Mistral Design Team	AJIT MB	AJIT MB
1.0	30th MARCH 2022	Baselined and Released	Mistral Design Team	AJIT MB	AJIT MB
1.1	5th AUG 2022	Updated SoC Part Number and OPN Details Updated SoC Symbol for Reserved pins	Mistral Design Team	AJIT MB	AJIT MB
1.2	27 NOV 2023	Reduced the switching frequency of U30 to 440 Khz for compliance testing (R.E) Resized the Inductors (L5 & L6), Capacitors (C69, C71, C81 & C82) for the change in SW frequency of U30	Mistral Design Team	AJIT MB	AJIT MB
1.3	12 JUNE 2024	Updated SoC Part Number, Enabled Voltage ratings for all the capacitors and added Design Review notes Moved to DNI : R67, R444, R65, C184, C262, C133, C134, Y1 Moved to Mount : R66, R193, R479, R480, R483, R484, R485, R646, R181, R176, R169, R172, R173, R180, R179, R178, R240, R367, R102 C148 4.7uF changed to 1uF; C149 1uF changed to 4.7uF; C243 1uF changed to 2.2uF. R404 , R389-22E 1% changed to 0E ; R405-10K changed to 10K,1%; R167-100K changed to 10K; R428-3.48K 0.1% changed to 3.48K_1%; R427- 16.5K_0.1% changed to 16.5K_1%; R431, R576 - 10K_1% changed to Std 10K; R696- 1K_1% changed to Std 1K; R157-10E_1% changed to 0E; R70,R349,R110 - 11K_1% changed to 10K_1%.	Mistral Design Team		

LINKS TO KEY FAQs

https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1185502/faq-am6442-am6441-am6422-am6421-am6412-am6411-custom-board-hardware-design-collaterals-to-get-started
https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1285107/faq-am64x-am62x-am62ax-am62px-custom-board-hardware-design---collaterals-for-reference-during-schematic-design-and-schematics-review
https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1337853/faq-am6442--am6441-am6422-am6421-am6412-am6411-custom-board-hardware-design---guidelines-for-reuse-of-tmds64evm-schematics
https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1274160/faq-am6442-am6441-am6422-am6421-am6412-am6411-custom-board-hardware-design---faqs-related-to-processor-collaterals-functioning-peripherals-interface-and-evm-starter-kit

BLOCK DIAGRAM_AM64x_EVM




D-Note
Pin (**OBSClk**) D17 of the SoC are main domain Observation clock output for test and debug purposes only.
Add a TP near to the SoC and provision to isolate the signal for testing whenever possible
Pins (**MCU_OBSClk**) C6 and E10 of the SoC are MCU Domain Observation clock output for test and debug purposes only.
Add a TP near to the SoC and provision to isolate the signal for testing whenever possible

D-Note
Refer Device Comparison section of the processor data sheet for supported cores, peripherals and memory size


D-Note :-
DDR4 termination
LDO used is TPS51206

D-Note :-
Drive strength configuration is currently not supported.
The drive strength must remain in the default state since this is the only condition used during timing closure of the peripherals.
The devices are set to maximum drive strength. Please reference to the IBIS model to find the drive strength of the IOs.

BLOCK DIAGRAM_XDS110



POWER FLOW DIAGRAM



Designed for TI by Mistral Solutions Pvt Ltd



Title POWER FLOW DIAGRAM

Size	Rev
C	D


Variant Name = PROC101D(004) TMS64EVM

Date: Wednesday, June 12, 2024 Sheet 5 of 40

GPIO MAPPING TABLE

S.NO	GPIO DESCRIPTION	GPIO NETNAME	REQUIRED ON	FUNCTIONALITY	GPIO USED	SoC Muxed Signal Name	DIRECTION WITH RESPECT TO CONTROL	DEFAULT STATE	ACTIVE STATE
1	EMMC RESET Control GPIO	GPIO_eMMC_RSTn	GP EVM	Reset	IO EXPANDER- P00		OUTPUT	HIGH	LOW
2	OSPI RESET Control GPIO	GPIO_OSPI_RSTn	GP EVM	Reset	GPIO013	OSPIO_CS2	OUTPUT	HIGH	LOW
3	CPSW RGMII1 RESET Control GPIO	GPIO_CPSW1_RST	GP EVM	Reset	IO EXPANDER- P02		OUTPUT	HIGH	LOW
4	PRG1 RGMII1 Ethernet PHY RESET Control GPIO	GPIO_RGMII1_RST	GP EVM	Reset	IO EXPANDER- P03		OUTPUT	HIGH	LOW
5	PRG1 RGMII2 Ethernet PHY RESET Control GPIO	GPIO_RGMII2_RST	GP EVM	Reset	IO EXPANDER- P04		OUTPUT	HIGH	LOW
6	PRG1 RGMII1 Ethernet PHY Link Detection GPIO	PRG1_ETH1_LED_LINK	GP EVM	Link Detection	PRG1_PRU0_GPO8		INPUT	LOW	HIGH
7	PRG1 RGMII2 Ethernet PHY Link Detection GPIO	PRG1_ETH2_LED_LINK	GP EVM	Link Detection	PRG1_PRU1_GPO8		INPUT	LOW	HIGH
8	CPSW Ethernet PHY Interrupt	CPSW_RGMII_INTn	GP EVM	Interrupt	Connected to PRG1_RGMII_INT via OE res		INPUT	HIGH	LOW
9	PRG1 Ethernet PHY 1Interrupt	PRG1_RGMII_INT	GP EVM	Interrupt	GPIO1_70	EXTINTn	INPUT	HIGH	LOW
10	PRG1 Ethernet PHY 2Interrupt			Interrupt			INPUT	HIGH	LOW
11	PCIe RESET Control GPIO	GPIO_PCl_e_RST_OUT	GP EVM	Reset	IO EXPANDER- P05		OUTPUT	LOW	HIGH
12	SD card load switch enable control	MMC1_SD_EN	GP EVM	Load SW Enable	IO EXPANDER- P06		OUTPUT	HIGH	LOW
13	One GPIO is required to control the Mux select between HSE and FSI Connector	FSI_FET_SEL	GP EVM	Mux Seleection	IO EXPANDER- P07		OUTPUT	PREFERABLE	PREFERABLE
14	One GPIO is required to enable Standby mode in CAN tranceiver	MCAN0_STB_3V3	GP EVM	Standby mode selection	IO EXPANDER- P10		OUTPUT	LOW	HIGH
15	One GPIO is required to enable Standby mode in CAN tranceiver	MCAN1_STB_3V3	GP EVM	Standby mode selection	IO EXPANDER- P11		OUTPUT	LOW	HIGH
16	One GPIO is required to control the Mux select between HSE and Ethernet PHY	CPSW_FET_SEL	GP EVM	Mux Seleection	IO EXPANDER- P12		OUTPUT	PREFERABLE	PREFERABLE
17	MDC/MDIO FET Switch Select for Mux	PRG1_RGMII2_FET_SEL	GP EVM	Mux Selection	IO EXPANDER- P14		OUTPUT	PREFERABLE	PREFERABLE
18	VTT 0.6V regulator Enable	VTT_EN	GP EVM	VTT 0.6V regulator Enable	GPIO0_12	OSPIO_CSn1	OUTPUT	LOW	HIGH
19	TEST GPIO1 from Test Automation Connector/ GPIO for GP board push button	TEST GPIO1/GPIO1_43	GP EVM	GPIO for communications with AM64x	GPIO1_43	SPIO_CS1	INPUT	HIGH	LOW
20	TEST GPIO2 from Test Automation Connector	TEST GPIO2	GP EVM	GPIO for communications with AM64x	IO EXPANDER- P15		INPUT	HIGH	LOW
21	OLED Display RESET GPIO	GPIO_OLED_RESEtN	GP EVM	Reset	IO EXPANDER- P16		OUTPUT	LOW	HIGH
22	IO Expander Interrupt	IO_EXP_INTn	GP EVM	Interrupt	GPIO1_78	MMC1_SDWP	INPUT	HIGH	LOW
23	VPP 1.8V regulator Enable	VPP_LDO_EN	GP EVM	VPP 01.8V regulator Enable	IO EXPANDER- P17		OUTPUT	LOW	HIGH
24	One GPIO is required to control the Mux select between HSE and CAN Interface	CAN_MUX_SEL	GP EVM	Mux Seleection	IO EXPANDER- P01		OUTPUT	LOW	HIGH
25	User LED	TEST_LED1	GP EVM	Test	IO EXPANDER- P20		OUTPUT	LOW	HIGH
26	User LED	TEST_LED2	GP EVM	Test	MCU_SPI1_CS0	MCU_GPIO0_5	OUTPUT	LOW	HIGH
27	One GPIO to enable the PCIe Clock generator outputs	CDC_OE1/E4	GP EVM	Clock output enable	IO EXPANDER- P21		OUTPUT	HIGH	HIGH

I2C TREE



R-Note :-
Add - Indicates Address


R-Note :-
Refer below section of the data sheet
Timing and Switching Characteristics
I2C Exceptions

Expansion Connector
Safety Connector


D-Note :-
For I2C interfaces with open-drain output type buffer (I2C0 and MCU_I2C0), an external pullup is recommended irrespective of the peripheral usage and IO configuration. An RC is recommended when pulled to 3.3V. Refer Pin Connectivity Requirements section of SoC data sheet.

D-Note :-
Pullup resistors are recommended for all LVCMOS type emulated I2C interfaces. The IOs associated with these ports are not compliant to the fall time requirements defined in the I2C specification. Location of the pullup is not a concern. It is recommended to connect the pullups with the shortest possible stub.


SOC POWER SUPPLIES - DECAPS





Cad Note :- Place 0.1 uF caps near to SoC pins




Cad Note :-
To place after current sense resistor on VDD_CORE plane




Cad Note :- Place 0.1 uF caps near to SoC pins




Cad Note :- Place 0.1 uF caps near to SoC pins



Cad Note :- Place 0.1 uF caps near to SoC pins





VDD ARRAY CORE




Cad Note :- Place 0.1 uF caps near to SoC pins

VDDA_3P3_SDIO





Cad Note :- Place 0.1 uF caps near to SoC pins

VDDSHV_SD_IO



Core & Array Core Supply Kelvin Sensing



R-Note :-
Internal testing
Circuit for testing of noise level on the low voltage/high current power rails

Designed for TI by Mistral Solutions Pvt Ltd



Title SOC POWER CAPS


Size Variant Name = PROC101D(004) TMS64EVM

Date: Wednesday, June 12, 2024

Sheet 10 of 40

Rev D

SoC POWER - VSS



CAD Note:
Place CAP C541
between pins
J15 and J16

D-Note :-
ADC0_REFN
Connect the decap to J16 directly
Connect J16 to ground through a 0R


Designed for TI by Mistral Solutions Pvt Ltd



Title SOC VSS


Size	Variant Name = PROC101D(004) TMS64EVM	Rev
C		D
Date:	Wednesday, June 12, 2024	Sheet 11 of 40

SoC DDR INTERFACE




D-Note :-
DDR DQ Lines Swapped With Data Byte

DDR4 DEVICE



DDR TERMINATION



Designed for TI by Mistral Solutions Pvt Ltd



Title		DDR INTERFACE	
Size	Variant Name = PROC101D(004) TMS64EVM	Rev	
C		D	
Date:	Wednesday, June 12, 2024	Sheet	12 of 40

D-Note :-
This family of processor implements a hard and dedicated PHY for eMMC interface.
The pull required for D0..D7, Clock and other eMMC interface control signals are enabled internal to the SOC during reset
Refer pin connectivity table for guidelines when eMMC is not used

D-Note :-
The pulls required for D0..D7, Clock and other eMMC interface control signals are enabled internal to the SOC during reset and are eMMC JEDEC standard compliant
External pullup is optional and can be deleted on the custom board
Refer pin connectivity table for guidelines when eMMC is not used


eMMC FLASH

D-Note :-
0E provision on MMC0_CLK
Helps improve signal integrity

SOC - MMC INTERFACE

D-Note :-
MMC0 interface is compliant with the JEDEC eMMC electrical standard v5.1 (JESD84-B51)


R-Note :-
What is the reason we selected pulldown instead of pullup for MMC, SD card or other peripherals?
Because there are cases where the clock is stopped or paused in a low logic state and the pull-down option is consistent with this logic state.



CAD Note :-
Place SOC clock output pulldown resistor near to the clock input pin of the attached (memory) device

D-Note :-
Ensure eMMC_RSTn Reset input is enabled in the eMMC device (eMMC non-volatile configuration space) for the reset logic to be functional

eMMC FLASH RESET



D-Note :-
Add a series resistor to the GPIO input for isolation or testing
Refer SK-AM62P-LP schematics

D-Note :-
ANDING logic additionally performs level translation
Verify the Reset IO level compatibility before optimizing the reset ANDING logic.
IO level mismatch could cause supply leakage and affect SOC operation

D-Note :-
In case ANDING logic is not used and the processor Main Domain warm reset status output (RESETSTATz) is used to reset the attached device, ensure the IO voltage level of the attached device matches the RESETSTATz IO voltage level. A level translator is recommended to match the IO voltage level. A resistor divider could be used alternatively, provided optimum impedance value of the resistor divider is selected. If too high the rise/fall time of the eMMC reset input could be slow and introduce too much delay. If too low it will cause the AM62x to source too much steady-state current during normal operation.


D-Note :-
The GPIO reset option makes it possible for software to reset the attached device (eMMC or OSPI or SD card or OLDIO or EPHY) without resetting the entire processor if there is a case where the peripheral becomes unresponsive.

D-Note :-
You could eliminate the GPIO option and only use the reset output (Warm or Cold), where software forces a warm reset if the peripheral becomes unresponsive. However, this will reset the entire device rather than trying to recover the specific peripheral without resetting the entire device.

D-Note :-
For UHS-I operation, the pullups are recommended to be connected to the 3.3V/1.8V switched LDO output

SD CARD INTERFACE


D-Note :-
Ensure internal pullups are not configured when 10K external pullups are used. As a good design practice, a 47K pullup is recommended to ensure the pullup value is within the SD card specification, when internal pullups are enabled unexpectedly. This way the resulting pull resistance will still be within the specified.



D-Note :-
Add a decap

D-Note :-
Add an external ESD protection for MMC1_SDCD

D-Note :-
This power switch, along with the reset logic, and the host IO power supply circuit is required to support UHS-I SD Cards which begins communications using 3.3V signal levels and later change to 1.8V signal levels when changing to one of the faster data transfer speeds.
Cycling power to the SD Card is the only way to put it back into 3.3V mode since SD Cards do not have a reset pin.
The host IO power supply must power off/on and change voltage at the same time as the SD Card. These circuits and the software driver operating the signals sourcing these circuits ensure both devices are off, or on and operating at the same IO voltage at the same time.




[14,20,30,31,33,34] RESETSTATz [16,17,18,20,34]


D-Note :-
Add a series resistor to the GPIO input for isolation or testing
Refer SK-AM62P-LP schematics

D-Note :-
ANDING logic could be optimized to 2 input AND gate
Use RESETSTATz and the SoC IO as inputs

D-Note :-
Add additional decaps as required
Refer SK-AM62P-LP schematics



Off Page Connections



Designed for TI by Mistral Solutions Pvt Ltd




Title eMMC FLASH_SDCARD INTERFACE

Size	Variant Name = PROC101D(004) TMS64EVM	Rev
C		D
Date: Wednesday, June 12, 2024	Sheet 13 of 40	

OSPI FLASH

R-Note :-
SOC IO buffers are off during power-up. A pullup is recommended near to the attached device, to hold the attached device IOs in a known state.
Use of Pullups are attached device dependent



CAD Note :-
Place SOC clock output pulldown resistor near to the clock input pin of the attached (memory) device

D-Note :-
For QSPI Configuration
DNI the following 0E resistors
1.OSPI_DQ4 to OSPI_DQ7 nets
2.OSPI_INTn

D-Note :-
Choice of QSPI memory device :
For improved performance, it is recommended to select QSPI memory device with an external reset input pin
The reset pin is recommended to be controlled using SOC reset status output or an ANDing logic as implemented in the starter kit

Cad Note :-
Place pulldown near to SOC

R-Note :-
DQS pulldown is enabled
Place pulldown closer to the SoC

To Route DQS to LBCLK0	To Route DQS to SOC's DQS
Mount R591 & R600	DNI R591 & R600

SOC OSPI INTERFACE


D-Note :-
Connecting OSPI interface to multiple devices is not recommended or supported

D-Note :-
These 0R resistors are used for configuring QSPI and OSPI
This is optional during custom board design

OSPI_DQ3	R425	0E	SoC_OSPI_DQ3
OSPI_DQ2	R423	0E	SoC_OSPI_DQ2
OSPI_DQ1	R433	0E	SoC_OSPI_DQ1
OSPI_DQ0	R440	0E	SoC_OSPI_DQ0
OSPI_DQ7	R443	0E	SoC_OSPI_DQ7
OSPI_DQ6	R442	0E	SoC_OSPI_DQ6
OSPI_DQ5	R441	0E	SoC_OSPI_DQ5
OSPI_DQ4	R432	0E	SoC_OSPI_DQ4

Cad Note :-
Place series resistor close to the Memory



CAD Note :-
Place R600 close to the memory to avoid stub



Cad Note :-
Place R591 close to the ball with as little trace as possible


D-Note :-
External loopback clock series resistors are DNI when DQS is connected

USER TEST LED




D-Note :-
ANDing logic additionally performs level translation
Verify the Reset IO level compatibility before optimizing the reset ANDing logic.
IO level mismatch could cause supply leakage and affect SOC operation


D-Note :-
Add a series resistor to the GPIO input for isolation or testing
Refer SK-AM62P-LP schematics




DIGITAL TEMPERATURE SENSOR




BOARD ID EEPROM



BOARD PRESENCE DETECT CIRCUIT



Off Page Connections




Designed for TI by Mistral Solutions Pvt Ltd



Title EEPROM, PRESENCE DETECTION & TEMP SENSOR

Size	Variant Name = PROC101D(004) TMS64EVM	Rev
C		D
Date: Wednesday, June 12, 2024	Sheet 15 of 40	

Decaps



D-Note :-
The caps and values used are as per the EPHY data sheet recommendations


D-Note :-
Add 10 nF cap for each supply rail Refer EPHY data sheet

D-Note :-
Provide provision for Series resistor based on EPHY for RX signals near to EPHY

D-Note :-
XI clock Input amplitude allowed is 1.8V irrespective of the IO supply Use a CAP DIVIDER when the clock amplified is 3.3V


D-Note :-
Add a parallel 22 pF cap These changes are for Ethernet compliance test performance improvement

STRAPPING RESISTORS




PHY ADDRESS = 00000
Auto-negotiation Enabled
10/100/1000 advertised, Auto-MDI-X
Tx & Rx Clock Skew = 2.0ns

CPSW RGMII 1 ETHERNET PHY SIGNALS & HSE CON SIGNALS




CPSW3G RGMII 1 - ETHERNET PHY




D-Note :-
VDDA1P8
These are LDO outputs Do not short. Add individual TPs for testing

D-Note :-
Verify the power sequence requirements for Two-Supply Configuration and Three-Supply Configuration




CPSW_ETHERNET PHY-1 SPEED & ACTIVITY LED 'S DRIVERS



D-Note :-
Add an isolation resistor (0R) to SoC GPIO for debug and testing


D-Note :-
ANDING logic additionally performs level translation before optimizing the reset ANDing logic. IO level mismatch could cause supply leakage and affect SOC operation

RJ45 with Integrated Magnetics



D-Note :-
Refer to DP83867ERGG-R-EVM when using LAN Discrete Transformer Module and RJ45 connector

CPSW3G EPHY - 1 RESET




D-Note :-
Add an isolation resistor (0R) to SoC GPIO for debug and testing

D-Note :-
ANDING logic additionally performs level translation before optimizing the reset ANDing logic. IO level mismatch could cause supply leakage and affect SOC operation

TS3DDR3812RUAR Truth Table

EN	SEL1	SEL2	FUNCTION
L	X	X	A0 to A11, B0 to B11, and C0 to C11 are Hi-Z
H	L	L	A0 to A5 = B0 to B5 and A6 to A11 = B6 to B11
H	L	H	A0 to A5 = B0 to B5 and A6 to A11 = C6 to C11
H	H	L	A0 to A5 = C0 to C5 and A6 to A11 = B6 to B11
H	H	H	A0 to A5 = C0 to C5 and A6 to A11 = C6 to C11

Off Page Connections




Designed for TI by Mistral Solutions Pvt Ltd



Title		CPSW RGMII_1 ETHERNET PHY	
Size	Variant Name = PROC101D(004) TMS64EVM	Rev	
C		D	
Date:	Wednesday, June 12, 2024	Sheet	16 of 40


Decaps

D-Note :-
The caps and values are as per the EPHY data sheet recommendations



D-Note :-
Add 10 nF cap for each supply rail
Refer EPHY data sheet


STRAPPING RESISTORS



PHY ADDRESS = 00011
Auto-negotiation, 10/100/1000 advertised, Auto-MDI-X
RGMII to Copper (1000BaseT/100Base-TX/10Base-Te)

ICSSG RGMII 2 - ETHERNET PHY


D-Note :-
VDDA1P8
These are LDO outputs
Do not short. Add individual TPs for testing



D-Note :-
Verify the power sequence requirements for Two-Supply Configuration and Three-Supply Configuration

D-Note :-
Add a parallel 22 pF cap These changes are for Ethernet compliance test performance improvement


Dual RJ45 CON With Integrated Magnetics



R-Note :-
Ferrite is DNI

D-Note :-
Refer to DP83867ERGZ-R-EVM when using LAN Discrete Transformer Module and RJ45 connector


PRG1 (ICSSG) ETH2 RESET



D-Note :-
Add an isolation resistor (0R) to SoC GPIO for debug and testing

D-Note :-
ANDing logic additionally performs level translation
Verify the Reset IO level compatibility before optimizing the reset ANDing logic. IO level mismatch could cause supply leakage and affect SOC operation


PRG1 MDC/MDIO FET SWITCH



TMUX154EDGSR Truth Table

SEL	EN	FUNCTION
X	H	Disconnect
L	L	A = A0 B = B0
H	L	A = A1 B = B1

PRG1_ETHERNET - 2 SPEED & ACTIVITY LED 's DRIVERS



Off Page Connections

Direction	Pin	Signal	Component
To Processor	[16,18,34]	PRG1_RGMII2_INTn	PRG1_RGMII2_INTn
	[27]	PRG1_RGMII2_RD0	PRG1_RGMII2_RD0
	[27]	PRG1_RGMII2_RD1	PRG1_RGMII2_RD1
	[27]	PRG1_RGMII2_RD2	PRG1_RGMII2_RD2
	[27]	PRG1_RGMII2_RD3	PRG1_RGMII2_RD3
	[27]	PRG1_RGMII2_RXC	PRG1_RGMII2_RXC
	[27]	PRG1_RGMII2_RX_CTL	PRG1_RGMII2_RX_CTL
	[27]	PRG1_ETH2_LED_LINK	PRG1_ETH2_LED_LINK
	[27]	PRG1_ETH2_LED_1000/RX_ER	PRG1_ETH2_LED_1000/RX_ER
	From Processor	[27]	PRG1_RGMII2_TD0
[27]		PRG1_RGMII2_TD1	PRG1_RGMII2_TD1
[27]		PRG1_RGMII2_TD3	PRG1_RGMII2_TD3
[27]		PRG1_RGMII2_TXC	PRG1_RGMII2_TXC
[27]		PRG1_RGMII2_TX_CTL	PRG1_RGMII2_TX_CTL
From CPSW SW	[16,27]	CPSW_RGMII1_MDIO	CPSW_RGMII1_MDIO
	[16,27]	CPSW_RGMII1_MDC	CPSW_RGMII1_MDC
From IO Expander	[17,33]	GPIO_RGMII2_RST	GPIO_RGMII2_RST
	[33]	PRG1_RGMII2_FET_SEL	PRG1_RGMII2_FET_SEL
From Clock Buffer	[31]	PRG1_RGMII2_ETH2_CLK	PRG1_RGMII2_ETH2_CLK

Designed for TI by Mistral Solutions Pvt Ltd



Title ICSSG1 RGMII_2 ETHERNET PHY



Size	Variant Name = PROC101D(004) TMD64EVM	Rev
C		D

Date: Wednesday, June 12, 2024 Sheet 17 of 40


ICSSG RGMII 1 - ETHERNET PHY

Decaps


D-Note :-
The caps and values used are as per the EPHY data sheet recommendations



D-Note :-
Add 10 nF cap for each supply rail
Refer EPHY data sheet




STRAPPING RESISTORS



PHY ADDRESS = 01111
Auto-negotiation, 10/100/1000 advertised, Auto-MDI-X
RGMII to Copper (1000BaseT/100Base-TX/10Base-Te)

D-Note :-

VDDA1P8
These are LDO outputs Do not short. Add individual TPs for testing




D-Note :-

Verify the power sequence requirements for Two-Supply Configuration and Three-Supply Configuration

D-Note :-
Add a parallel 22 pF cap
These changes are for Ethernet compliance test performance improvement


Dual RJ45 CON With Integrated Magnetics

R-Note :-
Ferrite is DNI




PRG1 (ICSSG) ETH1 RESET

D-Note :-
Add an isolation resistor (0R) to SoC GPIO for debug and testing



D-Note :-
ANDing logic additionally performs level translation
Verify the Reset IO level compatibility before optimizing the reset ANDing logic.
IO level mismatch could cause supply leakage and affect SOC operation

PRG1_ETHERNET - 3 SPEED & ACTIVITY LED 's DRIVERS



Off Page Connections

Source	Pin	Signal	Destination
To Processor	[16,17,34]	PRG1_RGMII_INTn	PRG1_RGMII_INTn
	[27]	PRG1_RGMII_RD0	PRG1_RGMII_RD0
	[27]	PRG1_RGMII_RD1	PRG1_RGMII_RD1
	[27]	PRG1_RGMII_RD2	PRG1_RGMII_RD2
	[27]	PRG1_RGMII_RD3	PRG1_RGMII_RD3
	[27]	PRG1_RGMII_RXC	PRG1_RGMII_RXC
	[27]	PRG1_RGMII_RX_CTL	PRG1_RGMII_RX_CTL
	[13,16,17,20,34]	PORz_OUT	PORz_OUT
	[27]	PRG1_ETH3_LED_LINK	PRG1_ETH3_LED_LINK
	[27]	PRG1_ETH3_LED_1000/RX_ER	PRG1_ETH3_LED_1000/RX_ER
From Processor	[27]	PRG1_RGMII_TD0	PRG1_RGMII_TD0
	[27]	PRG1_RGMII_TD1	PRG1_RGMII_TD1
	[27]	PRG1_RGMII_TD2	PRG1_RGMII_TD2
	[27]	PRG1_RGMII_TD3	PRG1_RGMII_TD3
	[27]	PRG1_RGMII_TXC	PRG1_RGMII_TXC
	[27]	PRG1_RGMII_TX_CTL	PRG1_RGMII_TX_CTL
From Processor	[17,27]	PRG1_MDIO_MDIO	PRG1_MDIO_MDIO
	[17,27]	PRG1_MDIO_MDC	PRG1_MDIO_MDC
From IO Expander	[18,33]	GPIO_RGMII1_RST	GPIO_RGMII1_RST
From Clock Buffer	[31]	PRG1_RGMII1_ETH3_CLK	PRG1_RGMII1_ETH3_CLK

Designed for TI by Mistral Solutions Pvt Ltd




Title ICSSG2 RGMII_1 ETHERNET PHY

Size	Variant Name = PROC101D(004) TMS64EVM	Rev
C		D
Date:	Wednesday, June 12, 2024	Sheet 18 of 40

TEST AUTOMATION

40-PIN AUTOMATION HEADER


D-Note :-
Refer SK-AM62P-LP
implementation for the latest
updates



TEST AUTOMATION GPIO MAPPING

SIGNAL NAME	DESCRIPTION	Direction WRT CTRL	Internal/ External PU/PD states
TEST_POWERDOWN	Used to Power down the OVP Circuit	OUTPUT	External Pullup
TEST_PORZn	Used to Reset the SoC PORz	OUTPUT	External Pullup
TEST_WARMRESETn	Used to Reset the SoC Warmreset	OUTPUT	External Pullup
TEST_GPIO1	Used to Generate the interrupt on GPIO0_13_INTN Pin	OUTPUT	External Pullup
TEST_GPIO2	Connected to I/O Expander to Communicate with SoC	OUTPUT	External Pullup
TEST_GPIO3	Used to Enable the BOOTMODE Buffer	OUTPUT	External Pullup
TEST_GPIO4	Used to Reset the Bootmode IO Expander	OUTPUT	External Pullup

Off Page Connections




Designed for TI by Mistral Solutions Pvt Ltd




Title TEST AUTOMATION

Size	Variant Name = PROC101D(004) TMS64EVM	Rev
C		D
Date:	Wednesday, June 12, 2024	Sheet 19 of 40


BOOT MODE BUFFER & DIP SWITCHES



BOOTMODE CONFIGURATION RESISTORS AND BOOTMODE SWITCHES




BOOT MODES SUPPORTED	
1.	OSPI
2.	MMC1 - SD CARD
3.	MMC0 - eMMC
4.	CPSW Ethernet Slave
5.	USB Host
6.	USB Device
7.	UART
8.	Ethernet




CURRENT MONITORING DEVICES

VDD_CORE




D-Note :-
Note the supply rail name change across the shunt when optimizing the design (Deleting the current sense)


CAD Note :-
Follow Kelvin connection for Current Sensing when using 2 terminal resistors




SoC_DVDD1V8




VDDAR_CORE




VDDA_1V8




SoC_DVDD3V3



VDD_DDR4



INA I2C SLAVE ADDRESS		
POWER SOURCE	SUPPLY NET	SLAVE ADDRESS (IN HEX)
VCC_CORE	VDD_CORE	40
VDD_0V85	VDDAR_CORE	41
VCC_3V3_SYS	SoC_DVDD3V3	4C
VCC1V8	SoC_DVDD1V8	4B
VDDA1V8	VDDA_1V8	4E
VCC1V2_DDR	VDD_DDR4	46



Designed for TI by Mistral Solutions Pvt Ltd





Title CURRENT MONITORING DEVICES


Size	Rev
C	D
Variant Name = PROC101D(004) TMS64EVM	
Date: Wednesday, June 12, 2024	Sheet 21 of 40

XDS110 POWER

USB Connector





D-Note :-
Please follow SK-AM62P-LP EVM implementations for latest updates on XDS110





D-Note :-
Add a filter cap (0.1uF)

XDS110 DEBUGGER

[23] XDS110_EMU0
[23] XDS110_EMU1




This will indicate the unique ID of the Debugger




JTAG BUFFER

JTAG SoC SECTION




D-Note :-
Place pulls on JTAG signals near to the SoC
Refer AM62P schematics




BUFFER 20 PIN JTAG

D-Note :-
Place pulls on JTAG signals near to the SoC
Refer Pin connectivity requirements table
Refer AM62P schematics







JTAG-DIR = H: A -> B
JTAG_DIR = L: B -> A
OE = H: output = Hi-Z

BUFFER XDS110



XDS110_DIR = H: A -> B
XDS110_DIR = L: B -> A
OE = H: output = Hi-Z

Placement of Buffers U37, U46, U56 and U98
to be changed to reduce
Stub length of the JTAG signals.
These buffers need to be placed closer
to the CTI-20pin connector -J25



Off Page Connections

From XDS110 Debugger	To
[24] SEL_XDS110_INV	SEL_XDS110_INV
[24] JTAG_EMU0	JTAG_EMU0
[24] JTAG_EMU1	JTAG_EMU1
[24] XDS110_TDI	XDS110_TDI
[22] XDS110_TCK	XDS110_TCK
[22] XDS110_TMS	XDS110_TMS
[22] XDS110_TRST#	XDS110_TRST#
[24] JTAG_TDI	JTAG_TDI
[24] JTAG_TCK	JTAG_TCK
[24] JTAG_TMS	JTAG_TMS
[24] JTAG_TRST#	JTAG_TRST#
[24] JTAG_TDO	JTAG_TDO
[22] XDS110_EMU0	XDS110_EMU0
[22] XDS110_EMU1	XDS110_EMU1


Designed for TI by Mistral Solutions Pvt Ltd




Title JTAG BUFFER

Size	Rev
C	D
Variant Name = PROC101D(004) TMS64EVM	
Date: Wednesday, June 12, 2024	Sheet 23 of 40

MIPI 60 PIN CONNECTOR



JTAG 20 PIN cTI CONNECTOR




D-Note :-
Place pulls on the JTAG signals near to the SoC
Refer SoC data sheet for Pin Connectivity
Requirements

D-Note :-
Add an external ESD protection to provide system
level ESD protection
when external connector is used for debug
Follow the connectivity table for connecting the
required pulls for the SOC JTAG interface
Add Test points, and external ESD protection when
JTAG connector is not used

D-Note :-
TRSTn is the reset to the JTAG logic. For normal operation,
this is pulled low, and thus the JTAG remains in reset as it is
not being used. When a JTAG pod is connected, the pod will
eventually drive this signal high to release the JTAG logic from
reset and enable a JTAG connection.

JTAG CLOCK BUFFER



Off Page Connections

From JTAG Buffer	
[23] SEL_XDS110_INV	SEL_XDS110_INV
[23] JTAG_TDO	JTAG_TDO
[23] JTAG_EMU0	JTAG_EMU0
[23] JTAG_EMU1	JTAG_EMU1
[23] JTAG_TDI	JTAG_TDI
[23] JTAG_TCK	JTAG_TCK
[23] JTAG_TMS	JTAG_TMS
[23] JTAG_TRST#	JTAG_TRST#
[35] JTAG_EMU_RSTn	JTAG_EMU_RSTn




From SoC GPMC	
[28] MIPI_TRC_DAT05	MIPI_TRC_DAT05
[28] MIPI_TRC_DAT04	MIPI_TRC_DAT04
[28] MIPI_TRC_DAT03	MIPI_TRC_DAT03
[28] MIPI_TRC_DAT02	MIPI_TRC_DAT02
[28] MIPI_TRC_DAT01	MIPI_TRC_DAT01
[28] MIPI_TRC_DAT00	MIPI_TRC_DAT00
[28] MIPI_TRC_CTL	MIPI_TRC_CTL
[28] MIPI_TRC_CLK	MIPI_TRC_CLK
[28] MIPI_TRC_DAT11	MIPI_TRC_DAT11
[28] MIPI_TRC_DAT10	MIPI_TRC_DAT10
[28] MIPI_TRC_DAT09	MIPI_TRC_DAT09
[28] MIPI_TRC_DAT13	MIPI_TRC_DAT13
[28] MIPI_TRC_DAT12	MIPI_TRC_DAT12
[28] MIPI_TRC_DAT08	MIPI_TRC_DAT08
[28] MIPI_TRC_DAT07	MIPI_TRC_DAT07
[28] MIPI_TRC_DAT06	MIPI_TRC_DAT06
[28] MIPI_TRC_DAT21	MIPI_TRC_DAT21
[28] MIPI_TRC_DAT20	MIPI_TRC_DAT20
[28] MIPI_TRC_DAT19	MIPI_TRC_DAT19
[28] MIPI_TRC_DAT18	MIPI_TRC_DAT18
[28] MIPI_TRC_DAT17	MIPI_TRC_DAT17
[28] MIPI_TRC_DAT16	MIPI_TRC_DAT16
[28] MIPI_TRC_DAT15	MIPI_TRC_DAT15
[28] MIPI_TRC_DAT14	MIPI_TRC_DAT14
[28] MIPI_TRC_DAT23	MIPI_TRC_DAT23
[28] MIPI_TRC_DAT22	MIPI_TRC_DAT22

Designed for TI by Mistral Solutions Pvt Ltd




Title		MIPI 60 PIN CONNECTOR	
Size	Variant Name = PROC101D(004) TMS64EVM	Rev	
C		D	
Date:	Wednesday, June 12, 2024	Sheet	24 of 40


USB 2.0 INTERFACE




Micro USB 2.0 AB Connector



D-Note :-
Refer USB VBUS Design Guidelines section of SoC data sheet




USB Micro B



D-Note :-
Add a filter cap (0.1uF)


FT4232: 5V to 3.3V@500mA LDO




FT4232 UART

D-Note :-
Follow SK-AM62P-LP SK implementations for latest updates on FT4232


R-Note:-
Verify the implementation with the device manufacturer



FT4232 LEVEL TRANSLATOR




EEPROM



Off Page Connections


SOC_MAIN_UART0_RX_3V3	→	SOC_MAIN_UART0_RX_3V3	[29]
SOC_MAIN_UART0_TX_3V3	→	SOC_MAIN_UART0_TX_3V3	[29]
SOC_MAIN_UART0_RTS_3V3	→	SOC_MAIN_UART0_RTS_3V3	[29]
SOC_MAIN_UART0_CTS_3V3	→	SOC_MAIN_UART0_CTS_3V3	[29]
MCU_UART0_RX_3V3	→	MCU_UART0_RX_3V3	[34]
MCU_UART0_TX_3V3	→	MCU_UART0_TX_3V3	[34]
MCU_UART0_RTS_3V3	→	MCU_UART0_RTS_3V3	[34]
MCU_UART0_CTS_3V3	→	MCU_UART0_CTS_3V3	[34]
SOC_MAIN_UART1_RX_3V3	→	SOC_MAIN_UART1_RX_3V3	[29]
SOC_MAIN_UART1_TX_3V3	→	SOC_MAIN_UART1_TX_3V3	[29]
SOC_MAIN_UART1_RTS_3V3	→	SOC_MAIN_UART1_RTS_3V3	[29]
SOC_MAIN_UART1_CTS_3V3	→	SOC_MAIN_UART1_CTS_3V3	[29]

PRG0 & PRG1




D-Note :-
Add series resistors 22 R on the Ethernet interface TX (TDx) signals near to the SoC


SYNC TP



Off Page Connections




HIGH SPEED EXPANSION CONNECTOR



D-Note :-
Any SoC IO that has a trace connected but not being driven actively needs to be connected to an external pull.
When adding pull is not feasible, ensure the traces are routed away from noisy signals

D-Note:-
Processor IOs connected to HSEC are not fail-safe.
No external input shall be driven when Starter Kit is not powered-up.

HSE CONNECTOR LOAD SWITCHES



D-Note :-
These supplies are always ON. Take Ensure the board is off during connection to avoid hot plug of the attached devices.

Designed for TI by Mistral Solutions Pvt Ltd



Title		HSE CONNECTOR	
Size	Variant Name = PROC101D(004) TMS64EVM	Rev	D
Date:	Wednesday, June 12, 2024	Sheet	27 of 40

GPMC

D-Note :-
Add a series resistor 0R
when used as GPMC_CLK

D-Note :-
SOC IO buffers for signals used for GPMC interface are disabled during reset
The required pulls for the interfaced signals are provided on the GPMC interface card


D-Note :-
Shorting of bootmode inputs (IOs) is not recommended or allowed since the IOs have alternate functions that could be configured after boot
Shorting the bootmode pins directly to VCC or ground directly is not recommended
Connect each of the bootmode pins through separate resistor
Choose the bootmode resistor value based on the use case (10K or similar)

To Boot Mode Buffer ,
HSE & MIPI Conn



AM6442BSFGHAALV


GPMC TO FSI & HSE CONNECTOR



TS3A27518ERTWR Truth Table


EN#	IN1	IN2	NC1/2/3 TO COM1/2/3 & COM1/2/3 TO NC1/2/3	NC4/5/6 TO COM14/5/6 & COM4/5/6 TO NC4/5/6	NO1/2/3 TO COM1/2/3 & COM1/2/3 TO NO1/2/3	NO4/5/6 TO COM14/5/6 & COM4/5/6 TO NO4/5/6
H	X	X	OFF	OFF	OFF	OFF
L	L	L	ON	ON	OFF	OFF
L	H	L	OFF	ON	ON	OFF
L	L	H	ON	OFF	OFF	ON
L	H	H	OFF	OFF	ON	ON

FSI CONNECTOR




D-Note :-
Processor IOs connected to TEST FSI CONNECTOR are not fail-safe.
No external input shall be applied when Starter Kit/EVM is not powered-up.

0- Ohm Res MUX between HSE Connector and TRACE Functionality
-For HSE Connector RA1 , RA3 , RA5 , R393 & R390 Should be installed and RA2, RA4 ,RA6 , R391& R392 Should be DNI'd.
-For TRACE RA2, RA4 ,RA6 , R391& R392 Should be Installed and RA1 , RA3 , RA5 , R393 & R390 Should be DNI'd.



Off Page Connections






Designed for TI by Mistral Solutions Pvt Ltd




Title GPMC

Size	Variant Name = PROC101D(004) TMS64EVM	Rev
C		D
Date:	Wednesday, June 12, 2024	Sheet 28 of 40



Off Page Connections



From Debounce Circuit	GPIO1_43_INTr	GPIO1_43_INTr [35]
From IO Expander	GPIO_OLED_RESETn	GPIO_OLED_RESETn [33]
	MCAN1_STB_3V3	MCAN1_STB_3V3 [33]
	MCAN0_STB_3V3	MCAN0_STB_3V3 [33]
To HSE Connector	CAN_MUX_SEL	CAN_MUX_SEL [33]
	HSE_MCAN0_RX/UART4_TXD	HSE_MCAN0_RX/UART4_TXD [27]
	HSE_MCAN0_TX/UART4_RXD	HSE_MCAN0_TX/UART4_RXD [27]
	HSE_MCAN1_RX/I2C3_SDA	HSE_MCAN1_RX/I2C3_SDA [27]
	HSE_MCAN1_TX/I2C3_SCL	HSE_MCAN1_TX/I2C3_SCL [27]
	SOC_SPI1_CLK	SOC_SPI1_CLK [27]
	SOC_SPI1_MISO	SOC_SPI1_MISO [27]
	SOC_SPI1_CS0	SOC_SPI1_CS0 [27]
	SOC_SPI1_CS1	SOC_SPI1_CS1 [27]
	SoC_I2C0_SCL	SoC_I2C0_SCL [15,27,33]
	SoC_I2C0_SDA	SoC_I2C0_SDA [15,27,33]
	SoC_I2C1_SCL	SoC_I2C1_SCL [15,19,21,30,31,32,33]
	SoC_I2C1_SDA	SoC_I2C1_SDA [15,19,21,30,31,32,33]
	CLKOUT0	CLKOUT0 [31]
To Clock Buffer	SOC_MAIN_UART0_TX_3V3	SOC_MAIN_UART0_TX_3V3 [26]
	SOC_MAIN_UART0_RX_3V3	SOC_MAIN_UART0_RX_3V3 [26]
	SOC_MAIN_UART0_CTS_3V3	SOC_MAIN_UART0_CTS_3V3 [26]
	SOC_MAIN_UART0_RTS_3V3	SOC_MAIN_UART0_RTS_3V3 [26]
To FT4232 Bridge	SOC_MAIN_UART1_TX_3V3	SOC_MAIN_UART1_TX_3V3 [26]
	SOC_MAIN_UART1_RX_3V3	SOC_MAIN_UART1_RX_3V3 [26]
	SOC_MAIN_UART3_RX_3V3	SOC_MAIN_UART3_RX_3V3 [26]
	SOC_MAIN_UART3_TX_3V3	SOC_MAIN_UART3_TX_3V3 [26]



PROC101D(004) TMS64EVM

Project :	Designed for TI by Mistral Solutions Pvt Ltd	Title	CAN & DISPLAY INTERFACE	
<Project Name>			Size	Document Number
			C	MS_TI_MAXIE_APPLICATION_CARD_SCH_REVA
			Date:	Wednesday, June 12, 2024
			Sheet	29 of 40
			Rev	D


x4 Lane PCIe Connector



D-Note :-
Errata i2326 PCIe refclk Applicable?
i2326 does not apply when PCIe refclk
is from an external source. It only
applies if SK-AM64B is generating the
refclk.


Note:
R679 , R680 Mounted with 0E Resistor when PCIe REFCLK is in no Re-biasing Mode.
R679 , R680 to be replaced with 100nf CAP 0402 package when PCIe REFCLK is in
Re-biasing Mode.

CAD Note:
Place Close to SoC




D-Note :-
Ok to use a 0201 resistor for the
SERDES0_REXT given the power
dissipation is around a mW

CLOCK SELECTION




PCIe Reset

D-Note :-
SERDES0 inputs are not fail-safe.
If clock or data inputs are available before the
SOC supply ramps, VDDR_CORE rail could be
affected causing booting issues based on t



D-Note :-
Add a series
resistor to the GPIO
input for isolation
or testing
Refer SK-AM62P-LP
schematics

RC OR EP MODE SELECTION




Short 1 and 2 in J34& J35 for Host operation
Short 3 and 2 in J34& J35 for Device operation



Off Page Connections

PCIe_MCU_PORz	PCIe_MCU_PORz	[34]
GPIO_PcIe_RST_OUT	GPIO_PcIe_RST_OUT	[33]
RESETSTATz	RESETSTATz	[13,14,20,31,33,34]
SoC_I2C1_SCL	SoC_I2C1_SCL	[15,19,21,29,31,32,33]
SoC_I2C1_SDA	SoC_I2C1_SDA	[15,19,21,29,31,32,33]



REFERENCE INPUT SELECTION





ETHERNET PHY CLOCK BUFFER



Off Page Connections



PCIe Clock HCSL (100MHz)



D-Note :-
Note the alternative component recommendation on TI.com

R-Note :-
Verify the implementation with the relevant product line


EEPROMSEL - LOW - Page-0 (default)
EEPROMSEL - HIGH - Page-1
REFSEL=0 selects crystal reference

Designed for TI by Mistral Solutions Pvt Ltd




Title			ETHERNET PHY & PCIe CLOCK GENERATOR
Size	Variant Name = PROC101D(004) TMD64EVM	Rev	
C		D	
Date:	Wednesday, June 12, 2024	Sheet	31 of 40

ETHERNET LED'S



ADC CONNECTOR

D-Note :-
ADC inputs are not fail-safe. No input voltage should be apply before the SOC supply ramps. The SOC functionality could be affected if ADC inputs are applied before the SOC supply ramps
Use a FET or similar switch to control the input voltage in case they are available before the SOC supply ramps
The Switch needs to be enabled after the SOC supply ramps



D-Note :-
For connecting the ADC0 signals, Refer Pin connectivity table when entire ADC0 is not used or any ADC input is not used

ADC0_AIN0	G20	ADC0_AIN0
ADC0_AIN1	F20	ADC0_AIN1
ADC0_AIN2	E21	ADC0_AIN2
ADC0_AIN3	D20	ADC0_AIN3
ADC0_AIN4	G21	ADC0_AIN4
ADC0_AIN5	F21	ADC0_AIN5
ADC0_AIN6	F19	ADC0_AIN6
ADC0_AIN7	E20	ADC0_AIN7

U23E
AM6442BSFGHAALV

Off Page Connections





SoC_I2C1_SCL	SoC_I2C1_SCL	[15,19,21,29,30,31,33]
SoC_I2C1_SDA	SoC_I2C1_SDA	[15,19,21,29,30,31,33]

Designed for TI by Mistral Solutions Pvt Ltd




Title ETHERNET LED's

Size	Variant Name = PROC101D(004) TMS64EVM	Rev
C		D
Date:	Wednesday, June 12, 2024	Sheet 32 of 40





SOC-MCU_GENERAL




D-Note :-
MCU SAFETY_ERRORz_1V8
Provision for a pull-down
Populate when attached device is connected
Refer SOC data sheet pin connectivity requirements

SOC RESET




D-Note :-
Not connecting a valid MCU_PORz could cause unpredictable and probably random behavior, since the device is not getting a valid reset, internal circuits would be in random states. Slow rising reset signal could cause glitches internal to the SOC reset circuit. Use a discrete buffer and have the fast rising output of the buffer drive the MCU_PORz is recommended

SOC - MCU (SAFETY) CONNECTOR




D-Note :-
MCU_PORz pull-down is used to hold the SOC in reset during power-up





CRYSTAL FOR SOC MCU_OSC0

LPF Designed for 25MHz Cutoff
Have to change resistor and capacitor values accordingly



MCU WARM RESET



Off Page Connections


MCU_PORz	MCU_PORz [27]
MCU_RESETz	MCU_RESETz [27,35]
MCU_RESETSTATz	MCU_RESETSTATz [27]
MCU_SAFETY_ERRORz_3V3	MCU_SAFETY_ERRORz_3V3 [33]
MCU_SAFETY_ERRORz_1V8	MCU_SAFETY_ERRORz_1V8 [33]
PORz_OUT	PORz_OUT [13,16,17,18,20]
PRG1_RGMII_INTn	PRG1_RGMII_INTn [16,17,18]
TEST_LED2	TEST_LED2 [14]
MCU_GPIO0_6	MCU_GPIO0_6 [35]
SoC_CLKIN	SoC_CLKIN [31]
MCU_UART0_TX_3V3	MCU_UART0_TX_3V3 [26]
MCU_UART0_RX_3V3	MCU_UART0_RX_3V3 [26]
MCU_UART0_CTS_3V3	MCU_UART0_CTS_3V3 [26]
MCU_UART0_RTS_3V3	MCU_UART0_RTS_3V3 [26]

Designed for TI by Mistral Solutions Pvt Ltd





Title		MCU GENERAL & SAFETY CONNECTOR	
Size	Variant Name = PROC101D(004) TMS64EVM	Rev	D
Date:	Wednesday, June 12, 2024	Sheet	34 of 40

SoC POR_RST




SoC WARM_RST




VOLTAGE SUPERVISOR

Core Voltage Monitor (VDDAR_CORE/VDD_CORE)




CORE VOLTAGE	RES TO BE PLACED
0.75V	R1 = 4.3K
0.85V	R2 = 6.34K

5V OUTPUT MONITOR (VCC_5V0)




DEBOUNCE CIRCUIT



Off Page Connections

To Processor	Signal	Reference
VIN_MON_PORz_3V3_PG	VIN_MON_PORz_3V3_PG	[37,39]
SoC_WARM_RESETz	SoC_WARM_RESETz	[34]
GPIO1_43_INTn	GPIO1_43_INTn	[29]
MCU_RESETz	MCU_RESETz	[27,34]
MCU_GPIO0_6	MCU_GPIO0_6	[34]



D-Note :-
MCU PORz input have a maximum rise/fall time requirements when PMIC POWERGOOD or similar signal is connected to the MCU_PORz. Adjust the pullup to minimize the rise time (100..200 ns) when using open drain output. MCU_PORz is fail-safe and 3.3v tolerant. Therefore, you can pull the MCU_PORz signal to 1.8v or 3.3v.


Designed for TI by Mistral Solutions Pvt Ltd



Title: DEBOUNCE CIRCUIT & VOLTAGE SUPERVISOR


Size	Variant Name = PROC101D(004) TMS64EVM	Rev
C		D
Date: Wednesday, June 12, 2024	Sheet 35 of 40	

MAIN INPUT 12V DC




Condition	LED Status (LD1)
Reverse Voltage	ON

POWER INDICATION LED'S



Ground test points



Off Page Connections

VCC_CORE_PG	VCC_CORE_PG	[37,38]
VDD_0V85_PG	VDD_0V85_PG	[38]
VCC1V2_PG	VCC1V2_PG	[38]
VCC1V1_PG	VCC1V1_PG	[39]
VDD1V8_PG	VDD1V8_PG	[38]
VCC2V5_PG	VCC2V5_PG	[39]

Designed for TI by Mistral Solutions Pvt Ltd




Title MAIN 12V POWERSUPPLY


Size	Rev
C	D
Variant Name = PROC101D(004) TMS64EVM	
Date: Wednesday, June 12, 2024	Sheet 36 of 40

VCC3V3_SYS & VCC_5V0 POWER SUPPLY

5V, 3A and 3.3V, 7A Dual SUPPLY



PREREG 3.3V, 3.0AMPS SUPPLY




Designed for TI by Mistral Solutions Pvt Ltd




Title		DUAL & PREREG REGULATOR	
Size	Variant Name = PROC101D(004) TMS64EVM	Rev	D
Date:	Wednesday, June 12, 2024	Sheet	37 of 40

SoC POWER SUPPLIES


1.8V IO, 3.0 AMPS SUPPLY




1.2V, 2.0 AMPS SUPPLY



1.8V VPP, 0.5 AMP SUPPLY




1.8V Analog , 1 AMP SUPPLY




Off Page Connections

[36,37] VCC_CORE_PG	VCC_CORE_PG
[36] VDD_0V85_PG	VDD_0V85_PG
[36] VCC1V2_PG	VCC1V2_PG
[36] VDD1V8_PG	VDD1V8_PG
[36] VPP_LDO_EN	VPP_LDO_EN
[35,37,39] VIN_MON_PORz_3V3_PG	VIN_MON_PORz_3V3_PG
[37,39] VCC3V3_SYS_PG	VCC3V3_SYS_PG

0.75 /0.85V, 3.0 AMPS SUPPLY




0.85 V, 1.5 AMPS SUPPLY



D-Note :-
An alternative way to source the VPP is to use an external supply. The required caps and termination/Discharge resistor are recommended to be placed near to the SoC VPP pin. SOC GPIO output can be used to control or time the external power supply output

D-Note :-
Given the transient current requirement during eFuse programming, using load switch or FET switch may not be a recommended approach, It is recommended to use an LDO. A load or FET switch is likely to have too much voltage drop that can't be compensated like when using an LDO.



Designed for TI by Mistral Solutions Pvt Ltd




Title SoC POWER SUPPLY


Size	Variant Name = PROC101D(004) TMS64EVM	Rev
C		D
Date:	Wednesday, June 12, 2024	Sheet 38 of 40

PERIPHERAL POWER SUPPLIES


TEST AUTOMATION BOARD POWER SUPPLY




VTT SUPPLY FOR DDR4




2.5 V, 2.0 AMPS SUPPLY




1.1 V ETHERNET PHY (DP83869) POWER SUPPLY




1.0 V ETHERNET PHY (DP83867) POWER SUPPLY



2.5V, 0.5 AMP SUPPLY



2.8 V , 0.2 AMP SUPPLY



Off Page Connections

[33]	DDR_VTT_EN_3V3	DDR_VTT_EN_3V3
[36]	VCC2V5_PG	VCC2V5_PG
[36]	VCC1V1_PG	VCC1V1_PG
[36]	VCC1V1_PG	VCC3V3_SYS_PG
[37,38]	VCC3V3_SYS_PG	VIN_MON_PORz_3V3_PG
[35,37]	VIN_MON_PORz_3V3_PG	VIN_MON_PORz_3V3_PG

Designed for TI by Mistral Solutions Pvt Ltd



Title PERIPHERAL POWER SUPPLY

Size Variant Name = PROC101D(004) TMS64EVM

Date: Wednesday, June 12, 2024

Sheet 39 of 40

Rev D


MOUNTING HARDWARE

R-Note :-
Refer STRAP CONFIGURATION OF ETHERNET PHYS page of the SK schematics


ASSEMBLY NOTES

- All MSL components should be baked as per JEDEC standard.
- PCB should be baked at 120 degree for 8 hours.
- Board assembly must comply with workmanship standards. IPC-A-610 Class 2, unless otherwise specified.
- These assemblies are ESD sensitive, ESD precautions shall be observed.
- These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- Provide serial numbers to the assembled boards for identification.
- The assembled board are wrapped in ESD Covers(individual) and packed securely before shipment.


STANDOFFS



SCREWS



JUMPERS



WASHER'S



FIDUCIALS




RUBBER FEET



TI EVM FLYERS



Socket & Processor as Accessories



BARE PCB



LABELS

Board Serial No.



Assembly Revision




ORDERABLE PART NO



Orderable part number

Variant	Label Text
001	TMDS64GPEVM
002	TMDS243GPEVM
003	TMDS64HSEVM
004	TMDS64EVM
005	TMDS243EVM

LOGOs



Designed for TI by Mistral Solutions Pvt Ltd



Title: HARDWARE SCHEMATICS

Size	Variant Name = PROC101D(004) TMDS64EVM	Rev
C		D
Date:	Wednesday, June 12, 2024	Sheet 40 of 40