

54321

HINDUJA HYPER CAR HEAD MPU

TABLE OF CONTENTS



PAGE	CONTENTS
01	TABLE OF CONTENTS
02	BLOCK DIAGRAM AM62P
03	POWER ARCHITECTURE BLOCK DIAGRAM
04	POWER SEQUENCE
05	PERIPHERAL POWER SUPPLY-1
06	PERIPHERAL POWER SUPPLY-2
07	SOC POWER SUPPLY
08	CURRENT MONITORING DEVICES - 2
09	SOC POWER
10	SOC POWER CAPS AND VSS
11	LPDDR4 INTERFACE
12	eMMC FLASH
13	SD CARD INTERFACE
14	OSPI INTERFACE
15	BOARD ID EEPROM & TEMPERATURE SENSORS
16	WIFI & BLUETOOTH
17	CPSW RGMII_1 ETHERNET PHY
18	CPSW RGMII_2 ETHERNET PHY
19	ETHERNET PHY CLOCK BUFFER & LED DRIVER
20	BOOT MODE BUFFER & SWITCHES
21	JTAG 20 PIN cTI CONNECTOR
22	FT4232 UART TO USB BRIDGE
23	SOC WKUP & GPMC DOMAIN
24	DAUGHTER BOARD CONNECTOR
25	CAN AND LIN INTERFACE
26	USB HUB INTERFACE
27	4X USB TYPE-A CONN
28	USB0 TYPE-C DRP & TEST LEDs
29	USB TO UART BRIDGE
30	SOC OLDI INTERFACE
31	AUDIO CODEC
32	IO EXPANDER
33	HDMI INTERFACE
34	OSCILLATOR
35	RESET
36	
37	
38	
39	
40	


PAGE	CONTENTS
41	
42	
43	
44	
45	
46	
47	

BOARD REVISION	ET-001
SCHEMATIC VERSION	1.0

Note:
Verify the DNI components configuration with respect to the SK schematics (Use PDF) after completion of design before board assembly

Link to Design Collaterals : <https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1285107/faq-am64x-am62x-am62ax-custom-board-hardware-design---collaterals-for-reference-during-schematic-design-and-schematics-review>

BLOCK DIAGRAM OF VIRTUAL COCKPIT MAIN_BRD



Title			<Title>
Size	Document Number	Rev	<Rev Code>
C	<Doc>		
Date: Friday, July 12, 2024			Sheet 2 of 35

[illegible]

POWER ARCHITECTURE BLOCK DIAGRAM

The diagram illustrates the power architecture for the AM62P SoC, showing the flow of power from the input supply through various regulators and switches to the SoC and peripheral components.

Power Supply and Distribution:

- VCC_5V0/2A:** Input supply, connected to the POWER SUPPLY 20 PIN DAUGHTER BOARD CONNECTOR.
- VCC_3V3_MAIN/10A:** Main supply, connected to the POWER SWITCH (TPS22962) and the PMIC (TPS6522430).
- VCC_3V3_SYS:** System supply, connected to the PMIC and the AM62P SoC.
- VCC_3V3_MAIN:** Main supply, connected to the PMIC and the AM62P SoC.
- VCC_3V3_MAIN_PG:** Main supply, connected to the PMIC and the AM62P SoC.

Regulators and Switches:

- POWER SWITCH (TPS22962):** Controls the main power supply to the system.
- PMIC (TPS6522430):** Manages the power distribution, including LDOs (LDO1, LDO2, LDO3, LDO4) and buck converters (BUCK1, BUCK2, BUCK3, BUCK4).
- TPS6522430:** PMIC component, managing power distribution.

AM62P SoC and Peripherals:

- AM62P SoC:** The central processor, connected to various power pins (VDD3V3, VDD1V8, VDD0V9, VDD0V8, VDD0V7, VDD0V6, VDD0V5, VDD0V4, VDD0V3, VDD0V2, VDD0V1, VDD0V0, VDD0V9, VDD0V8, VDD0V7, VDD0V6, VDD0V5, VDD0V4, VDD0V3, VDD0V2, VDD0V1, VDD0V0).
- USB Type-A Conn:** Connected to the VCC_5V0/2A supply.
- HDMI Type A Conn:** Connected to the VCC_5V0/2A supply.
- CAM x3:** Connected to the VCC_5V0/2A supply.
- LIN x3:** Connected to the VCC_5V0/2A supply.
- Audio Codec (TLV320AIC106):** Connected to the VCC_3V3_MAIN supply.
- DSP (IC2B1512T0A2H-M030):** Connected to the VCC_3V3_MAIN supply.
- eMMC (MT1CE32GAPALSH-IT):** Connected to the VCC_3V3_MAIN supply.
- Wi-Fi & BT:** Connected to the VCC_3V3_MAIN supply.
- SD Card Conn (MEMO01-00-155-00-3):** Connected to the VCC_3V3_MAIN supply.
- LPC064 (MT32E20320ACX-0-66):** Connected to the VCC_3V3_MAIN supply.
- Ethernet PHY (DP83867 x3):** Connected to the VCC_3V3_MAIN supply.
- HDMI Framer (88002):** Connected to the VCC_3V3_MAIN supply.
- Board ID EEPROM (AT24C02):** Connected to the VCC_3V3_MAIN supply.
- Current Monitors (9NA228AIDG5R):** Connected to the VCC_3V3_MAIN supply.
- USB HUB Expansion:** Connected to the VCC_3V3_MAIN supply.
- QSPI Memory Conn (IC2B14030):** Connected to the VCC_3V3_MAIN supply.
- Microcontroller:** Connected to the VCC_3V3_MAIN supply.

Other Components:

- PUSH BUTTON:** Connected to the VCC_3V3_MAIN supply.
- TPS6522430:** PMIC component, managing power distribution.
- TPS22962:** Power switch component, controlling the main power supply.

Legend:


- VCC_5V0/2A:** Red
- VCC_3V3_MAIN/10A:** Purple
- VCC_3V3_SYS:** Yellow
- VCC_3V3_MAIN:** Green
- VCC_3V3_MAIN_PG:** Blue
- VCC_3V3_MAIN_PG:** Orange

Document Information:


Size	Document Number	Rev
C	<Doc>	<Rev>

Date: Friday, July 12, 2024 Sheet 3 of 35

POWER UP SEQUENCE




POWER DOWN SEQUENCE




PERIPHERAL POWER SUPPLY-1



2.5V (ETHERNET PHY), 1.0AMPS SUPPLY




1.8V VPP (eFUSE), 0.5AMPS SUPPLY




Package changed

1.0V (ETHERNET PHY), 0.5AMPS SUPPLY




Package changed

1.2V (HDMI), 0.5AMPS SUPPLY




Package changed

3.3V/1.8V SD CARD IO SUPPLY




VSEL_SD_SOC	SD VOLTAGE
HIGH (DEFAULT)	3.3V
LOW	1.8V

PERIPHERAL POWER SUPPLY-2



PMIC Config option



Silk: PMIC_PROG

SOC POWER SUPPLY PMIC

CAD Note :-
Follow Kelvin connection for Current Sensing when using 2 terminal resistors

Route as Pseudo differential pair trace from Load (Remote Sense)
(See "PCB Notes")


PMIC uses default I2C1 ADDR: 0x48, 0x49, 0x4A, 0x4B

PMIC PUSH BUTTON LOGIC


R41	VDD_CORE VOLTAGE
Mounted	0.85 V (DEFAULT)
Not Mounted	0.75 V

Note: When R157 is DNI, Push Button (SW2) becomes operational through internal pullup on PMIC GPIO3

PMIC POWER INDICATION LED









VCC_3V3_SYS LOAD SWITCH



This pullup provides a defined logic state when DVDD3V3 is not sourced

Title			<Title>
Size	Document Number	Rev	<RevCode>
C	<Doc>		
Date:	Friday, July 12, 2024	Sheet	7 of 35

CURRENT MONITORING DEVICES - 2




Note: The design supports current/voltage measurements using either INA228 or INA231. INA228 will be populated on the the SK (Implemented via stacked PCB footprint).

INA I2C SLAVE ADDRESS		
POWER SOURCE	SUPPLY NET	SLAVE ADDRESS (IN HEX)
VCC_CORE	VDD_CORE	40
VCC_0V85	VDDR_CORE	41
VCC_3V3_SYS	SoC_DVDD3V3	4C
VCC_1V8	SoC_DVDD1V8	45
VDDA1V8	VDDA_1V8	4D
VCC1V1	VDD_LPDDR4	47


Title		
<Title>		
Size	Document Number	Rev
C	<Doc>	<Rev Code>
Date: Friday, July 12, 2024		
Sheet 8 of 35		

SOC POWER


Select a capacitor with ESR < 1 0
Ensure board trace connection loop inductance is < 2.5-nH




CORE SUPPLY




1.8V Analog SUPPLY




3.3V/1.8V MMC1 SUPPLY




VDDA_DDR_PLL0




VDDA_CORE_USB





VDDA_CORE_CSI_DSI




VCC_3V3_MAIN



SOC POWER DECAPS



SOC VSS



5




3



Silk: LPDDR4


1

SOC - MMC Interface




The UART 4 for LIN 1


UART FET SW FOR LIN,USB BRIDGE & SD CARD




OEn	SEL	INPUT/OUTPUT	
		An=nB1	An=nB2
L	L	SOC - SD-CARD	
L	H (DEFAULT)		SOC - UART2_USB



eMMC FLASH





eMMC FLASH RESET





LOAD SWITCH







Title <Title>			
Size C	Document Number <Doc>		Rev <Rev Code>
Date:	Friday, July 12, 2024	Sheet	13 of 35






File	<Title>	Rev
Size	Document Number	<Doc>
Date	Friday, July 12, 2024	Sheet 15 of 35

CPSW3G RGMII 1 - PHY




CPSW3G RGMII 2 - PHY




Title <Title>			
Size C	Document Number <Doc>		Rev <Rev Code>
Date:	Friday, July 12, 2024	Sheet 18 of 35	

SOC CPSW3G ETHERNET INTERFACE




SOC & ETHERNET PHY CLOCK BUFFER



BOOT MODE BUFFERS



BOOT MODE SWITCHES




BOOT MODES SUPPORTED


1. OSPI
2. MMC1 - SD CARD
3. UART
4. eMMC
5. ETHERNET
6. USB0 DFU
7. USB0 MS

The EMU and TDO series termination values should be placed within 0.5" of the device with total routing length not to exceed 3"

JTAG SOC SECTION



JTAG 14 PIN CONNECTOR



The distance between the header and the JTAG target device should be no more than 6 inches.

Table 1. 14-Pin Header Signal Descriptions

- 1.TMS Test mode select
- 2.TDI Test data input
- 3.TDO Test data output
- 4.TCK Test clock

TCK is a 10.368-MHz clock source from the emulation cable pod.

This signal can be used to drive the system test clock

- 5.TRST# Test reset
- 6.EMU0 Emulation pin
- 7.EMU1 Emulation pin

8.PD(VCC) Presence detect. Indicates that the emulation cable is connected and that the target is powered up.


PD should be tied to VCC in the target system.



- 9.TCK_RET Test clock return.
- Test clock input to the emulator.

May be a buffered or unbuffered version of TCK.


- 10.GND Ground

ESD Diode







Title			<Title>
Size	Document Number	Rev	<RevCode>
C	<Doc>		
Date:	Friday, July 12, 2024	Sheet	22 of 35




Title		
<Title>		
Size	Document Number	Rev
C	<Doc>	<RevCode>
Date:	Friday, July 12, 2024	Sheet 24 of 35




TYPE-A CONNECTORS X4



DOWNSTREAM PORT POWER SWITCHES




1.1V 1.5A LDO



Each LED should be place to the near USB connectors


Title	<Title>	Rev	<Rev>
Size	Document Number	Sheet	27 of 35
Date	Friday, July 12, 2024	Sheet	27 of 35

USB0 TYPE-C DRP




POWER RAIL LEDS





POWER INDICATION LED: VBUS_TYPEC2




USER TEST LEDS




Title <Title>		
Size C	Document Number <Doc>	Rev <Rev Code>
Date:	Friday, July 12, 2024	Sheet 28 of 35







MIC/MEMS INTERFACE(A2B)



IO EXPANDER



SOC MAIN McASP1 FET BUS SWITCH & VOLTAGE LEVEL TRANSLATOR




OEn	SEL	INPUT/OUTPUT	
		An	
L	H (DEFAULT)	An=nB2	MCASP1 - CODEC
L	L	An=nB1	MCASP1 - HDMI




SOC RESET


MCU WARM RESET




SOC WARM RESET



USER INTERRUPT



RESET & INT DEBOUNCE CIRCUIT



I/VCMOS inputs have slew rate requirement.
Schmitt trigger is for the slow ramp pushbutton RC
connected to the SoC warm reset inputs
This is recommended when push button or RC is used.

CAN-FD FAST WAKE UP SW

Title			
<Title>			
Size	Document Number		Rev
C	<Doc>		<Rev Code>
Date:	Friday, July 12, 2024		
	Sheet	35 of 35	