




0V75



0V85




VDD_DDR4 SUPPLY




VDDA_IV8 SUPPLY



SOC_DVDD1V8 SUPPLY



















SOC_DVDD3V3 SUPPLY



3.3V/1.8V MMC1 SUPPLY




1.8V Analog SUPPLY




VDD_CORE	0.75V
VDDR_CORE	0.85V
VDDS_DDR	1.2V
VDDS_OSC0	1.8V
VDD_CANUART	0.75V
VMON_1P8_SOC	1.8V
VMON_3P3_SOC	3.3V
VMON_ER_VSYS	0.45V
VPP	1.8V


10uF = 1 pcs
4.7uF = 1 pcs
1uF = 1 pcs
0.1uF = 17 pcs




10uF = 1 pcs
4.7uF = 1 pcs
1uF = 1 pcs
0.1uF = 5 pcs



0.1uF = 3 pcs



4.7uF = 1 pcs
1uF = 1 pcs
0.1uF = 10 pcs



4.7uF = 1 pcs
1uF = 1 pcs
0.1uF = 8 pcs



4.7uF = 1 pcs
1uF = 1 pcs
0.1uF = 8 pcs




VDDSHV0 = GPIO / SPI / UART	1.8V
VDDSHV5 = MMC1 = SD Card	1.8V
VDDSHV2 = RGMII / MDIO	3.3V
VDDSHV3 = GPMC / HDMI / DPI	1.8V

VDDSHV4 = MMC0 = eMMC	1.8V
VDDSHV5 = MMC1 = SD Card	1.8V
VDDSHV6 = MMC2 = UART	1.8V
VDDSHV_MCU = MCU I/O	1.8V
VDDSHV_CANUART	1.8V
VDDA_TEMP	1.8V
VDDA_PLL	1.8V


VDDA_MCU	1.8V
VDDA_1P8_OLDIO	1.8V
VDDA_CORE_USB	0.75V
VDDA_CORE_CSIRX0	0.75V
VDDA_1P8_CSIRX0	1.8V
VDDA_1P8_USB	1.8V
VDDA_3P3_USB	3.3V

AM625 Power

ANALOG AND DIGITAL



CORE SUPPLY



AM625 DDR4

NOTE: DDR DQ Lines Swapped
Within Data Byte


AM625_DDR0_DQ0	F4	DDR0_DQ0
AM625_DDR0_DQ5	G5	DDR0_DQ1
AM625_DDR0_DQ3	F3	DDR0_DQ2
AM625_DDR0_DQ1	H6	DDR0_DQ3
AM625_DDR0_DQ2	E3	DDR0_DQ4
AM625_DDR0_DQ6	G2	DDR0_DQ5
AM625_DDR0_DQ7	F2	DDR0_DQ6
AM625_DDR0_DQ4	F1	DDR0_DQ7
AM625_DDR0_DQ8	U1	DDR0_DQ8
AM625_DDR0_DQ9	U3	DDR0_DQ9
AM625_DDR0_DQ10	U2	DDR0_DQ10
AM625_DDR0_DQ11	V5	DDR0_DQ11
AM625_DDR0_DQ12	W2	DDR0_DQ12
AM625_DDR0_DQ13	V6	DDR0_DQ13
AM625_DDR0_DQ14	Y1	DDR0_DQ14
AM625_DDR0_DQ15	W1	DDR0_DQ15
AM625_DDR0_BA0	M1	DDR0_BA0
AM625_DDR0_BA1	N1	DDR0_BA1
AM625_DDR0_BG0	T4	DDR0_BG0
	N2	DDR0_BG1
	T2	DDR0_ATB0
	U4	DDR0_ATB1
Reserved Pins		
AM625_DDR0_CLKP	L1	DDR0_CLK
AM625_DDR0_CLKN	L2	DDR0_CLK_N
AM625_DDR0_CKE0	H2	DDR0_CKE0
	J4	DDR0_CKE1
AM625_DDR0_CS0_N	L6	DDR0_CS0_N
	K2	DDR0_CS1_N
AM625_DDR0_ODT0	H1	DDR0_ODT0
	J3	DDR0_ODT1
AM625_DDR0_ACT_N	N6	DDR0_ACT_N
AM625_DDR0_ALERT_N	R3	DDR0_ALERT_N
AM625_DDR0_CAL0	M2	DDR0_CAL0
AM625_DDR0_A15_CAS_N	M4	DDR0_CAS_N
AM625_DDR0_PARITY	T1	DDR0_PAR
AM625_DDR0_A16_RAS_N	M5	DDR0_RAS_N
AM625_DDR0_RESET0_N	G1	DDR0_RESET0_N
AM625_DDR0_A14_WE_N	N3	DDR0_WE_N

DDR
PwrGp:VDD5_DDR,
VDD5_DDR_C

DDR0_DM0	H5	AM625_DDR0_DM0
DDR0_DM1	V5	AM625_DDR0_DM1
DDR0_A0	J1	AM625_DDR0_A0
DDR0_A1	J2	AM625_DDR0_A1
DDR0_A2	K3	AM625_DDR0_A2
DDR0_A3	L5	AM625_DDR0_A3
DDR0_A4	K4	AM625_DDR0_A4
DDR0_A5	K1	AM625_DDR0_A5
DDR0_A6	R2	AM625_DDR0_A6
DDR0_A7	P2	AM625_DDR0_A7
DDR0_A8	P1	AM625_DDR0_A8
DDR0_A9	P4	AM625_DDR0_A9
DDR0_A10	R5	AM625_DDR0_A10
DDR0_A11	P5	AM625_DDR0_A11
DDR0_A12	R6	AM625_DDR0_A12
DDR0_A13	R1	AM625_DDR0_A13


DDR0_QS0	E1	AM625_DDR0_QS0_P
DDR0_QS0_N	E2	AM625_DDR0_QS0_N
DDR0_QS1	V1	AM625_DDR0_QS1_P
DDR0_QS1_N	V2	AM625_DDR0_QS1_N

DDR Signals Voltage level - 1.2V




P/S : 1468X00042


DDR Power




decap near to DDR_VPP pin

decap near to VREFCA pin






P/S : 1469X00035



AM625 I/O

For CAN / GPIO



For UART0

VDDSHV0	1.8V
VDDS_OSC	1.8V

Reserved Pins

A2

VSENSE

OSC0

PwrGrp:VDDSHV0

ATEST0

ATTEST1

IFORCE

GENERAL

PwrGrp:VDDSHV0

I2C0_SCL

I2C0_SDA

I2C1_SCL

I2C1_SDA

SP0_CLK

SP0_D0

SP0_D1

SP0_CS0

SP0_CS1

SP0_CS2

SP0_CS3

SP0_CS4

SP0_CS5

SP0_CS6

SP0_CS7

SP0_CS8

SP0_CS9

SP0_CS10

SP0_CS11

SP0_CS12

SP0_CS13

SP0_CS14

SP0_CS15

SP0_CS16

SP0_CS17

SP0_CS18

SP0_CS19

SP0_CS20

SP0_CS21

SP0_CS22

SP0_CS23

SP0_CS24

SP0_CS25

SP0_CS26

SP0_CS27

SP0_CS28

SP0_CS29

SP0_CS30

SP0_CS31

SP0_CS32

SP0_CS33

SP0_CS34

SP0_CS35

SP0_CS36

SP0_CS37

SP0_CS38

SP0_CS39

SP0_CS40

SP0_CS41

SP0_CS42

SP0_CS43

SP0_CS44

SP0_CS45

SP0_CS46

SP0_CS47

SP0_CS48

SP0_CS49

SP0_CS50

SP0_CS51

SP0_CS52

SP0_CS53

SP0_CS54

SP0_CS55

SP0_CS56

SP0_CS57

SP0_CS58

SP0_CS59

SP0_CS60

SP0_CS61

SP0_CS62

SP0_CS63

SP0_CS64

SP0_CS65

SP0_CS66

SP0_CS67

SP0_CS68

SP0_CS69

SP0_CS70

SP0_CS71

SP0_CS72

SP0_CS73

SP0_CS74

SP0_CS75

SP0_CS76

SP0_CS77

SP0_CS78

SP0_CS79

SP0_CS80

SP0_CS81

SP0_CS82

SP0_CS83

SP0_CS84

SP0_CS85

SP0_CS86

SP0_CS87

SP0_CS88

SP0_CS89

SP0_CS90

SP0_CS91

SP0_CS92

SP0_CS93

SP0_CS94

SP0_CS95

SP0_CS96

SP0_CS97

SP0_CS98

SP0_CS99

SP0_CS100

SP0_CS101

SP0_CS102

SP0_CS103

SP0_CS104

SP0_CS105

SP0_CS106

SP0_CS107

SP0_CS108

SP0_CS109

SP0_CS110

SP0_CS111

SP0_CS112

SP0_CS113

SP0_CS114

SP0_CS115

SP0_CS116

SP0_CS117

SP0_CS118

SP0_CS119

SP0_CS120

SP0_CS121

SP0_CS122

SP0_CS123

SP0_CS124

SP0_CS125

SP0_CS126

SP0_CS127

SP0_CS128

SP0_CS129

SP0_CS130

SP0_CS131

SP0_CS132

SP0_CS133

SP0_CS134

SP0_CS135

SP0_CS136

SP0_CS137

SP0_CS138

SP0_CS139

SP0_CS140

SP0_CS141

SP0_CS142

SP0_CS143

SP0_CS144

SP0_CS145

SP0_CS146

SP0_CS147

SP0_CS148

SP0_CS149

SP0_CS150

SP0_CS151

SP0_CS152

SP0_CS153

SP0_CS154

SP0_CS155

SP0_CS156

SP0_CS157

SP0_CS158

SP0_CS159

SP0_CS160

SP0_CS161

SP0_CS162

SP0_CS163

SP0_CS164

SP0_CS165

SP0_CS166

SP0_CS167

SP0_CS168

SP0_CS169

SP0_CS170

SP0_CS171

SP0_CS172

SP0_CS173

SP0_CS174

SP0_CS175

SP0_CS176

SP0_CS177

SP0_CS178

SP0_CS179

SP0_CS180

SP0_CS181

SP0_CS182

SP0_CS183

SP0_CS184

SP0_CS185

SP0_CS186

SP0_CS187

SP0_CS188

SP0_CS189

SP0_CS190

SP0_CS191

SP0_CS192

SP0_CS193

SP0_CS194

SP0_CS195

SP0_CS196

SP0_CS197

SP0_CS198

SP0_CS199

SP0_CS200

SP0_CS201

SP0_CS202

SP0_CS203

SP0_CS204

SP0_CS205

SP0_CS206

SP0_CS207

SP0_CS208

SP0_CS209

SP0_CS210

SP0_CS211

SP0_CS212

SP0_CS213

SP0_CS214

SP0_CS215

SP0_CS216

SP0_CS217

SP0_CS218

SP0_CS219

SP0_CS220

SP0_CS221

SP0_CS222

SP0_CS223

SP0_CS224

SP0_CS225

SP0_CS226

SP0_CS227

SP0_CS228

SP0_CS229

SP0_CS230

SP0_CS231

SP0_CS232

SP0_CS233

SP0_CS234

SP0_CS235

SP0_CS236

SP0_CS237

SP0_CS238

SP0_CS239

SP0_CS240

SP0_CS241

SP0_CS242

SP0_CS243

SP0_CS244

SP0_CS245

SP0_CS246

SP0_CS247

SP0_CS248

SP0_CS249

SP0_CS250

SP0_CS251

SP0_CS252

SP0_CS253

SP0_CS254

SP0_CS255

SP0_CS256

SP0_CS257

SP0_CS258

SP0_CS259

SP0_CS260

SP0_CS261

SP0_CS262

SP0_CS263

SP0_CS264

SP0_CS265

SP0_CS266

SP0_CS267

SP0_CS268

SP0_CS269

SP0_CS270

SP0_CS271

SP0_CS272

SP0_CS273

SP0_CS274

SP0_CS275

SP0_CS276

SP0_CS277

SP0_CS278

SP0_CS279


SP0_CS280

SP0_CS281


SP0_CS282

SP0_CS283


AM625 RESET




BOOTMODE PINS



VSEL_SD_SOC = GPMC0_CLK




AM625 BOOTMODE







U9D
425P AM6254ATCGAALW







AM625 USB



DRVVBUS = Enable




VDDA_1P8_USB	1.8V
VDDA_3P3_USB	3.3V



U9M
425P AM6254ATCGGAALW

AM625 RGMII




VDDSHV2	3.3V
---------	------

U9L
425P AM6254ATCGGAALW



1.8V



15V



FB24
50 Ohm @ (100MHz)

25%, 800mA, DCR=0.008 Ohm
L1208



LVDS_VCC_BKLT

C276
10uF
25V
C0603

C277
0.1uF
25V
C0402




CH1_N



LVDS BKLKT Control Selection		
P1-2	VR Mode	
P2-3	PWM Mode	Default

U9N
425P AM6254ATCGGAALW


AM625 DPI



VDDSHV3	1.8V
---------	------

U9K
425P AM6254ATCGGAALW

AM625 CSI



VDDA_1P8_CSIRX	1.8V
----------------	------