

# J7X COMMON PROCESSOR BOARD


## TABLE OF CONTENTS

PAGE	CONTENTS	PAGE	CONTENTS
01	TABLE OF CONTENTS	35	USB 2.0 TYPE-A CONN
02	REVISION HISTORY #1	36	USB 3.0 uAB INTERFACE
03	REVISION HISTORY #2	37	USB TYPE C 3.1
04	BLOCK DIAGRAM	38	2:1 MUX's
05	POWER FLOW DIAGRAM	39	MCU GB ETHERNET
06	POWER SEQUENCE	40	MLB INTERCACE
07	I2C TREE	41	FPD LINK-III DESERIALIZER
08	GPIO EXPANDER MAP/TABLE	42	AUDIO I/F CODEC
09	SOM B-B MOLEX CONNECTORS	43	AUDIO I/F -STEREO LINE IN
10	SOM B-B SAMTEC CONN#1	44	AUDIO I/F- STEREO MIC #1
11	SOM B-B SAMTEC CONN#2	45	AUDIO I/F- STEREO MIC #2
12	INFO/GESI_EXPANSION_CONN	46	AUDIO I/F -STEREO LINE OUT 1
13	CSI2 EXPANSION CONNECTORS	47	AUDIO I/F -STEREO HP OUT 2 & 3
14	ENET_EXPANSION_CONN	48	DSI_FPC
15	SERDES CLOCK GENERATOR #1	49	DSI_FPD_LINK
16	SERDES CLOCK GENERATOR #2	50	DISPLAY PORT INTERFACE
17	PERIPHERAL CLOCK GENERATOR	51	ADC, RTC, I3C, APPLE AUTH
18	RESET BUTTONS	52	x1LANE PCIe CONN
19	RESET INPUTS	53	x4LANE PCIe CONN
20	RESET OUTPUTS	54	PCIe_M.2_INTERFACE
21	GPIO EXPANDERS	55	BOOT MODE BUFFER & SWITCHES
22	SPI NOR FLASH	56	TEST AUTOMATION HEADER
23	MICRO SD CARD INTERFACE	57	OVER VOLTAGE PROTECTION CKT
24	eMMC FLASH	58	POWER SUPPLY #1
25	UFS FLASH	59	POWER SUPPLY #2
26	EEPROM	60	POWER SUPPLY #3
27	DUAL PORT FTDI	61	POWER SUPPLY #4
28	QUAD PORT FTDI	62	EXTERNAL POWER MEASUREMENT
29	JTAG MUX	63	CURRENT MONITORS #1
30	XDS110 DEBUGGER	64	CURRENT MONITORS #2
31	JTAG MIPI 60 CONN	65	RESERVED #1
32	CAN TRANSCEIVERS #1	66	RESERVED #2
33	CAN TRANSCEIVERS #2	67	SI_SIMULATION_COUPON_BD
34	USB HUB	68	HARDWARE SCHEMATICS

<b>REV</b>	E3B
<b>VER</b>	0.1


# REVISION HISTORY #1

VER #	DATE	DESCRIPTION OF CHANGES	AUTHOR	REVIEWED BY	APPROVED BY
0.1	21st NOV 2019	Drafted from "PROC079E3A_SCH, VER: 2.0" Released on 23rd OCT 2019 TP145 moved to DNI list Hardware Schematic Page Updated	Mistral Design Team		


Project :				Title	
J7 EVM				REVISION HISTORY	
Size	PROC079 001 J721EXCP01EVM			Rev	
C			E3B		
Date:	Thursday, November 21, 2019	Sheet	2 of 68		

**REVISION HISTORY #2**


**BLANK**

Project :				Title	
J7 EVM				REVISION HISTORY	
Size	PROC079 001 J721EXCP01EVM			Rev	
C				E3B	
Date:	Thursday, November 21, 2019	Sheet	3	of	68


# BLOCK DIAGRAM




# POWER FLOW DIAGRAM



# POWER SEQUENCE




# I2C TREE



# GPIO EXPANDER MAP/TABLE




I2C Bus/Address	GPIO Port	Net name	Direction WRT CTRL	Default state	Active state	Remarks	
<b>GPIO Expander - 1 Part# TCA6416ARTWR</b>							
12C0/0x20	P00	PCIE_2L_MODE_SEL	Input	DIP_SEL	NA	PCIE 2-Lane Mode Select ('0' - Root Complex, '1' - End Point)	
	P01	PCIE_2L_PERSTZ	Input	PD	Active low	PCIE 2-Lane Bus Reset ('0' - device reset, '1' - normal operation)	
	P02	PCIE_2L_RC_RSTZ	Output	PD	Active low	PCIE 2-Lane RC Reset Control ('0' - device reset, '1' - normal operation)	
	P03	PCIE_2L_EP_RST_EN	Output	PD	Active low	PCIE 2-Lane EP Reset Enable ('0' - PERSTz isolated from PORz, '1' PERSTz connected to PORz)	
	P04	PCIE_1L_MODE_SEL	Input	DIP_SEL	NA	PCIE 1-Lane Mode Select ('0' - Root Complex, '1' - End Point)	
	P05	PCIE_1L_PERSTZ	Input	PD	Active low	PCIE 1-Lane Bus Reset ('0' - device reset, '1' - normal operation)	
	P06	PCIE_1L_RC_RSTZ	Output	PD	Active low	PCIE 1-Lane RC Reset Control ('0' - device reset, '1' - normal operation)	
	P07	PCIE_1L_EP_RST_EN	Output	PD	Active low	PCIE 1-Lane EP Reset Enable ('0' - PERSTz isolated from PORz, '1' PERSTz connected to PORz)	
	P10	PCIE_2L_PRSENT#	Input	PU	Active High	PCIE 2-Lane Hot Plug/Card Detect ('0' - PCIe Card Detected, '1' - no card detected)	
	P11	PCIE_1L_PRSENT#	Input	PU	Active High	PCIE 1-Lane Hot Plug/Card Detect ('0' - PCIe Card Detected, '1' - no card detected)	
	P12	CDCI1_OE1/OE4	Output	PU	Active High	PCIE 2L Reference Clock Enable ('0' - clock disabled, '1' - clock enabled)	
	P13	CDCI1_OE2/OE3	Output	PU	Active High	PCIE 1L Reference Clock Enable ('0' - clock disabled, '1' - clock enabled)	
	P14	EXP_MUX1	Output	NA	NA	Expansion Board Mux control1	
	P15	EXP_MUX2	Output	NA	NA	Expansion Board Mux control2	
	P16	EXP_MUX3	Output	NA	NA	Expansion Board Mux control3	
	P17	GESI_EXP_PHY_RSTz	Output	PU	Active High	GESI expansion PHY Reset ('0' - device reset, '1' - normal operation)	
	<b>GPIO Expander - 2 Part# TCA6424ARGJR</b>						
12C0/0x21	P00	APPLE_AUTH_RSTZ	Output	PD	Active low	Apple Authentication Chip Reset ('0' - device reset, '1' - normal operation)	
	P01	MLB_RSTZ	Output	PD	Active low	MLB Interface Board Reset ('0' - board reset, '1' - normal operation)	
	P02	GPIO_USD_PWR_EN	Output	PU	Active High	MicroSD Card Power Enable ('0' - power off, '1' - power on)	
	P03	USBC_PWR_EN	Output	PU	Active High	USB-TypeC VBUS Controller Power Enable ('0' - power off, '1' - power on)	
	P04	USBC_MODE_SEL1	Output	DIP_SEL	NA	USB-Type C Mode Select	
	P05	USBC_MODE_SELO	Output	DIP_SEL	NA	USBC_MODE_SEL[1:0]: '00' = DFP, '01' = DRP, '1x' = UFP	
	P06	MCANO_EN	Output	PD	Active High	MCANO PHY Enable ('0' - device disabled, '1' - normal operation)	
	P07	MCANO_STB#	Output	PD	Active low	MCANO PHY Standby ('0' - device standby, '1' - normal operation)	
	P10	MUX_SPARE	Output	NA	Test Point	Signal Mux Control ('0' - Not Used, '1' - Not Used)	
	P11	MCASP/TRACE_MUX_S0	Output	PU	PU / DIP_SEL	Signal Mux Control, DIP switch allow default to either Trace or GPMC. · TRACE with MIPI-60 Interface (set to '1' / '1')	
	P12	MCASP/TRACE_MUX_S1	Output	PU		Expansion for GPMC Support (set to '1' / '0')	
	P13	MLB_MUX_SEL	Output	PD	NA	Audio Codec/Tuner Support (set to '0' / '1')	
	P14	MCAN_MUX_SEL	Output	PD	NA	Signal Mux Control ('0' - MCAN2/Expansion, '1' - 3 Wire MLB)	
	P15	MCASP2/SPI3_MUX_SEL	Output	PD	NA	Signal Mux Control ('0' - Expansion/SPI3, '1' - Tuner I2S/MCASP2)	
	P16	PCIE_CLKREQn_MUX_SEL	Output	PD	NA	Signal Mux Control ('0' - PCIe CLKREQn/I3C, '1' - Expansion GPIO)	
	P17	CDCI2_RSTZ	Output	PU	Active low	Peripheral Clock Generator ('0' - device reset, '1' - normal operation)	
	P20	ENET_EXP_PWRDN	Output	PD	Active High	Ethernet Expansion PHY Powerdown ('0' - normal operation, '1' - device power down)	
	P21	ENET_EXP_RESETZ	Output	PU	Active low	Ethernet Expansion Reset ('0' - device reset, '1' - normal operation)	
	P22	ENET_I2CMUX_SEL	Input	PD	NA	Signal Mux Control ('0' - No Connect, '1' - I2C0)	
	P23	ENET_EXP_SPARE2	Input	NA	NA	Ethernet Expansion Spare2 ('0' - not defined, '1' - not defined)	
	P24	M2PCIE_RTSTZ	Output	PD	Active High	PCIe M.2 Reset ('0' - device reset, '1' - normal operation)	
	P25	USER_INPUT1	Input	DIP_SEL	NA	User Dip Switch Input1 ('0' - User Define, '1' - User Define)	
	P26	USER_LED1	Output	PD	Active High	User LED1 Enable ('1' - LED Off, '0' - LED On)	
	P27	USER_LED2	Output	PD	Active High	User LED2 Enable ('1' - LED Off, '0' - LED On)	
	<b>GPIO Expander - 3 Part# TCA6408ARGTR</b>						
	12C3/0x20	P0	CODEC_RSTZ	Output	PD	Active low	Audio Codec Reset ('0' - device reset, '1' - normal operation)
		P1	CODEC_SPARE1	NA	UNUSED	NA	Not used (test point)
P2		UB926_RESETN	Output	PD	Active low	Tuner Deserializer Reset ('0' - device reset, '1' - normal operation)	
P3		UB926_LOCK	Input	NA	NA	Tuner Deserializer Lock Status ('0' - Lock status, '1' - Lock status)	
P4		UB926_PWR_SW_CNTRL	Output	PD	NA	Tuner Board Power Enable ('0' - power off, '1' - power on)	
P5		UB926_TUNER_RESET	Output	PD	Active low	Tuner Device Reset ('0' - device reset, '1' - normal operation)	
P6		UB926_GPIO_SPARE	Output	PD	NA	Tuner Device Spare ('0' - TBD, '1' - TBD)	
P7		UNUSED	NA	NA	NA	No Connect	
<b>GPIO Expander - 4 Part# TCA6408ARGTR</b>							
12C1/0x20	P0	DPO_PWR_SW_EN	Output	PD	Active High	DisplayPort0 Power Enable ('0' - power off, '1' - power on)	
	P1	DP1_PWR_SW_EN	Output	PD	Active High	DisplayPort1 Power Enable ('0' - power off, '1' - power on)	
	P2	UB981_PDB	Output	PD	Active low	DSI Display Power Down/Reset ('0' - device powerdown/reset, '1' - normal operation) Note: Resistor option to DSI_DISP_RST#	
	P3	UB981_GPIO0	Output	NA	NA	Display Dependent. Backlight Enable ('0' - power off, '1' - power on)	
	P4	UB981_GPIO1	Output	NA	NA	Display Dependent. Spare	
	P5	UB981_GPIO2	Input	NA	NA	Display Dependent. Spare	
	P6	UB981_GPIO3	Input	NA	NA	Display Dependent. Interrupt ('0' - interrupt pending, '1' - no interrupt)	
	P7	PWR_SW_CNTRL_DSI0	Output	PD	Active High	Display Panel Power Enable ('0' - power off, '1' - power on)	
<b>GPIO Expander - 5 Part# TCA6408ARGTR</b>							
12C6/0x20	P0	CSI2_EXP_RSTZ	Output	PD	Active low	CSI2 Expansion Interface Reset ('0' - device reset, '1' - normal operation)	
	P1	CSI2_EXP_A_GPIO0	IO	NA	NA	CSI2 Expansion Spare GPIO1	
	P2	CSI2_EXP_A_GPIO1	IO	NA	NA	CSI2 Expansion Spare GPIO0	
	P3	CSI2_EXP_A_GPIO3	IO	NA	NA	CSI2 Expansion Spare GPIO3	
	P4	CSI2_EXP_B_GPIO1	IO	NA	NA	CSI2 Expansion Aux Spare GPIO1	
	P5	CSI2_EXP_B_GPIO2	IO	NA	NA	CSI2 Expansion Aux Spare GPIO2	
	P6	CSI2_EXP_B_GPIO3	IO	NA	NA	CSI2 Expansion Aux Spare GPIO3	
	P7	CSI2_EXP_B_GPIO4	IO	NA	NA	CSI2 Expansion Aux Spare GPIO4	

NOTE:EXP\_ENET\_RSTz Signal Default state changed to Pull down in REV E3










Project :  J7 EVM		Title GPIO EXPANDER MAP/TABLE	
		Size C	Rev E3B
		Date: Thursday, November 21, 2019	Sheet 8 of 68



# SOM B-B MOLEX CONNECTORS




# SOM B-B SAMTEC CONN#1





Project : J7 EVM		Title SOM B-B SAMTEC CONN#1	
Size C		PROC079 001 J721EXCP01EVM	Rev E3B
Date: Thursday, November 21, 2019	Sheet 10 of 68		

# SOM B-B SAMTEC CONN#2




Project :		Title	
J7 EVM		SOM B-B SAMTEC CONN#2	
Size		PROC079 001 J721EXCP01EVM	
C		Rev	
		E3B	
Date: Thursday, November 21, 2019		Sheet 11 of 68	


# INFO/GESI\_EXP\_CONN



## Silkscreen "EVM EXPANSION"



Note : GPIO0\_6 can be assigned only as outputs.Muxed with SYS\_BOOTMODE




NOTE:Keep this Resistors close to J46

Project :	J7 EVM	Title	INFO/GESI_EXP_CONN
Size	C	Rev	E3B
Date:	Thursday, November 21, 2019	Sheet	12 of 68





# CSI2 EXPANSION CONNECTORS


## Level Translation for LVCMOS




## Auxiliary 12V Power Output for CSI2



## LVCMOS IO Voltage Selection




# ENET EXPANSION CONNECTOR




Silkscreen "ENET-EXP"

Project :	J7 EVM		Title	
			ENET EXPANSION CONNECTOR	
			Size	Rev
Date:	Thursday, November 21, 2019	Sheet	14 of 68	E3B

# SERDES CLOCK GENERATOR #1




# SERDES CLOCK GENERATOR #2




EEPROMSEL - LOW - Page-0  
 EEPROMSEL - HIGH - Page-1 (default)




# PERIPHERAL CLOCK GENERATOR




## Level Translator for DSII REFCLK



# RESET BUTTONS



# CONFIG DIP SWITCH




Project : J7 EVM		Title RESET BUTTONS	
Size C		PROC079 001 J721EXCP01EVM	Rev E3B
Date: Thursday, November 21, 2019		Sheet 18 of 68	




# RESET INPUTS



## Under Voltage Monitor (VINPUT)




## MCU PORz




## MCU\_RESET




## SOC PORz



## SOC RESET




# RESET OUTPUTS




# GPIO EXPANDERS


## I2C GPIO EXPANDER1




## I2C GPIO EXPANDER2




## I2C GPIO EXPANDER3



## I2C GPIO EXPANDER4




## I2C GPIO EXPANDERS




Project : J7 EVM		Title GPIO EXPANDERS	
		Size C	Rev E3B
Date: Thursday, November 21, 2019		Sheet 21 of 68	


# SPI NOR Flash



# Micro SD CARD INTERFACE



# eMMC FLASH





## Via Probe Test Points

Place Near eMMC side


TP87	DNI	MMC0_DAT0
TP89	DNI	MMC0_DAT1
TP95	DNI	MMC0_DAT2
TP84	DNI	MMC0_DAT3
TP88	DNI	MMC0_DAT4
TP88	DNI	MMC0_DAT5
TP84	DNI	MMC0_DAT6
TP96	DNI	MMC0_DAT7
TP91	DNI	MMC0_DS_R
TP93	DNI	MMC0_CLK
TP90	DNI	MMC0_CMD




# UFS FLASH



## BOOT EEPROM



## BOARD ID EEPROM



Project :

J7 EVM



Title  
EEPROM

Size  
C PROC079 001 J721EXCP01EVM


Date: Thursday, November 21, 2019

Sheet 26 of 68

Rev


E3B

# DUAL PORT FTDI




Project :	J7 EVM		Title	
			DUAL PORT FTDI	
Date:	Thursday, November 21, 2019		Size	PROC079 001 J721EXCP01EVM
			C	Rev
			Sheet	27 of 68

# QUAD PORT FTDI





Silkscreen  
"MAIN-UART"



Note: FTDI EEPROM for storing manufacturing/configuration information.



Project :	J7 EVM		Title	
			USB HUB	
Date:	Thursday, November 21, 2019		Size	PROC079 001 J721EXCP01EVM
			Rev	E3B
			Sheet	28 of 68

# JTAG AND TRACE MUX



JTAG - 1:2 MUX : Truth Table

MUX_SEL	CONDITION	FUNCTION
LOW	External Emulator attached & No Power to XDS110	A-->B1 port [EXTERNAL EMU] (default)
HIGH	No External Emulator attached & XDS110 Powered via USB	A-->B2 port [ON Board EMU]
LOW	External Emulator attached & XDS110 Powered via USB	A-->B1 port [EXTERNAL EMU]
LOW	No External Emulator attached & No Power to XDS110	A-->B1 port [EXTERNAL EMU]



MCASP/TRACE - 1:3 MUX : Truth Table

MUX_SEL2	MUX_SEL1	MUX_SEL0	FUNCTION
HIGH	HIGH	LOW	A port = B1 port (default)
HIGH	HIGH	HIGH	A port = B2 port
HIGH	LOW	HIGH	A port = B3 port

Project :  
J7 EVM



Title  
JTAG AND TRACE MUX

Size  
C

Date: Thursday, November 21, 2019








Sheet 29 of 68

Rev  
E3B

# XDS110 DEBUGGER

Silkscreen "XDS110"

1051640001  
CON MICRO USB-B TYPE 5POS FEMALE RT SMD




Set the unique ID of the debugger

Project : J7 EVM		Title : XDS110 DEBUGGER	
Size : C		Rev : E3B	
Date : Thursday, November 21, 2019		Sheet : 30 of 68	




# JTAG MIPI60 CONNECTOR



# CAN TRANSCEIVERS #1-MCU DOMAIN

## VSYS\_MCU\_5V0 GENERATION






68002-202HLF  
CON HDR 1X2 2.54MM PITCH ST TH

(10) MCU\_MCAN0\_TX >>  
(10) MCU\_MCAN0\_RX <<  
(11) MCU\_CAN0\_STBz >>  
(11) MCU\_MCAN0\_EN >>

Note:TCAN1043 has integrated pull down on EN & nSTB pins


## CAN WITH WAKEUP FUNCTION



PCB Silkscreen:  
"MCU\_CAN0"

HDR\_1X4  
61300411121  
CON HDR 1X4 2.54MM PITCH ST TH

From MCU GPIO





PCB Silkscreen:  
"MCU\_CAN1"


68001-403HLF  
HDR 1X3 2.54MM PITCH ST TH



# CAN TRANSCEIVERS #2-MAIN DOMAIN



# USB HUB



From Clock Generator


NOTE:

- #1 Automatic Charge Mode Disabled
- #2 PWRCTL Polarity is Active High
- #3 Power Switching and Overcurrent Inputs Supported
- #4 Individual Power Control Enabled

To SoM (9) USB1\_ID <<< R207 10K USB1\_ID Pulled low. J7 SoC in Host Mode.

Project : J7 EVM		Title : USB HUB	
J7 EVM		PROC079 001 J721EXCP01EVM	
Date: Thursday, November 21, 2019		Rev : E3B	
Sheet 34 of 68			

# USB 2.0 TYPE-A CONNECTORS




# USB 3.0 uAB

Resistor divider CKT to be added on SOM





USB HOST MODE	SW1 - CLOSE
USB DEVICE MODE	SW1 - OPEN



PCB Note: Place the IC U340 Close to the Connector J26

# USB 3.1 TYPE C INTERFACE



Note: Control to enable/powerdown circuit.

Note: Control to enable/disable VBUS.

Note: DIP Switch/User Selectable.  
 USB\_C\_MODE\_SEL[1:0]: '00' = DFP  
 '01' = DDP  
 '1x' = UFP

Note: Type C Cable Polarity Detection.  
 '0' - Position 1, '1' - Position 2


PCB Note: Place Capacitor C close to the IC pin

(for connecting to USB0\_SOC\_VBUS)  
 Resistor divider CKT to be added on SOM

Silkscreen "USB 3.1 Type C"


Project : <b>J7 EVM</b>		Title <b>USB 3.1 TYPE C INTERFACE</b>	
		Size <b>C</b>	Rev <b>E3B</b>
Date: <b>Thursday, November 21, 2019</b>		Sheet <b>37</b> of <b>68</b>	

# 2:1 MUX's



Project :		Title	
J7 EVM		2:1 MUX's	
Size	PROC079 001 J721EXCP01EVM	Rev	
C		E3B	
Date:	Thursday, November 21, 2019	Sheet	38 of 68




## VIO\_MCURGMII IO SELECTION




Boards	Resistor Selection
J7 SOM & Interposer	Mount-R446 & DNI-R445
Pre-silicon Test Interposer SOM	Mount-R445 & DNI-R446

(default)



## MCU GB ETHERNET



- (10) MCU\_RGMII1\_TD0
- (10) MCU\_RGMII1\_TD1
- (10) MCU\_RGMII1\_TD2
- (10) MCU\_RGMII1\_TD3
- (10) MCU\_RGMII1\_TX\_CTL
- (10) MCU\_RGMII1\_TXC
- (10) MCU\_RGMII1\_RD0
- (10) MCU\_RGMII1\_RD1
- (10) MCU\_RGMII1\_RD2
- (10) MCU\_RGMII1\_RD3
- (10) MCU\_RGMII1\_RX\_CTL
- (10) MCU\_RGMII1\_RXC




## RESET LOGIC




PHY ADD = 00000  
 Auto\_neg = Enabled  
 ANEGsel 10/100/1000  
 RGMII Clock Skew TX = 0ns  
 RGMII Clock Skew RX = 2ns

LED\_2-MODE1 & LED\_1-MODE2-TX SKEW=0ns  
 GPIO0-MODE1 & GPIO1-MODE1-RX SKEW=2ns

Set Mode 3 [Autoneg Disable - 0]



## RJ45




Silk Screen "MCU\_RGMII1"

RJ45-LED	FUNCTION
RIGHT - GREEN	ACTIVITY
LEFT - GREEN	1000Mbps Speed
LEFT - YELLOW	100Mbps Speed




## SPEED AND ACTIVITY LED DRIVERS

# MLB INTERFACE





# FPD LINK-III DESERIALIZER




**DEVICE ALIAS ID**


See "R1" in table

See "R2" in table

7b' I2C Address	R1	R2
0x2C	Open	40.2K
(other - see DM)		





# AUDIO I/F CODEC





<b>Project :</b> J7 EVM		<b>Title</b> AUDIO I/F CODEC	
		<b>Size</b>	PROC079 001 J721EXCP01EVM
		<b>Rev</b>	E3B
<b>Date:</b> Thursday, November 21, 2019		<b>Sheet</b> 42 <b>of</b> 68	

# AUDIO I/F - STEREO LINE IN




LINE\_IN\_R\_P (42)  
LINE\_IN\_R\_N (42) To AUDIO CODEC VIN6

Note: 1Vrms (or 2Vrms differentially)




LINE\_IN\_L\_P (42)  
LINE\_IN\_L\_N (42) To AUDIO CODEC VIN5

Note: 1Vrms (or 2Vrms differentially)



Line-IN L VIN5  
Line-IN R VIN6




Silkscreen for J34:  
"LINE-IN"

Note: Full scale is 2Vrms

Project : J7 EVM		Title AUDIO I/F - STEREO LINE IN	
		Size C	Rev E3B
		Date: Thursday, November 21, 2019	Sheet 43 of 68


# AUDIO I/F - STEREO MIC #1




**Config Table**

		Install	Remove
PASSIVE-MIC (default)	BIAS + PREAMP	R2, R3, R5, R6	R1, R4
ACTIVE-MIC	BIAS ONLY	R1, R2, R4, R5	R3, R6
LINE-INPUT	NO BIAS/PREAMP	R1, R4	R2, R3, R5, R6

# AUDIO I/F - STEREO MIC #2



J39-BOTTOM JACK  
MIC L VIN3  
MIC R VIN4




Note: Full scale is 2Vrms

Note: 1Vrms (or 2Vrms differentially)

Note: 1Vrms (or 2Vrms differentially)


<b>Project :</b> J7 EVM		<b>Title</b> AUDIO I/F - STEREO MIC #2
		<b>Size</b> C
		<b>Rev</b> E3B
		<b>Date:</b> Thursday, November 21, 2019
		<b>Sheet</b> 45 <b>of</b> 68

# AUDIO I/F - STEREO LINE OUT # 1




Silkscreen for J40: "  
LINE OUT/HEADPHONE"

# AUDIO I/F - STEREO HEADPHONE OUT # 1



Project :	J7 EVM		Title	
			AUDIO I/F - STEREO LINE OUT & HP OUT# 1	
Date:	Thursday, November 21, 2019		Size	PROC079 001 J721EXCP01EVM
			Rev	E3B
			Sheet	46 of 68

## AUDIO I/F - STEREO HEADPHONE OUT # 2




J41-BOTTOM JACK  
HPOUT L VOUT3  
HPOUT R VOUT4

CON AUDIO JACK DUAL 6POS 3.50MM FEMALE RT TH  
STX-4235-3/3-N

2 Vrms

Silkscreen for J41:  
"HEADPHONE"

## AUDIO I/F - STEREO HEADPHONE OUT # 3




CON AUDIO JACK DUAL 6POS 3.50MM FEMALE RT TH  
STX-4235-3/3-N

2 Vrms

J41-TOP JACK  
HPOUT L VOUT5  
HPOUT R VOUT6


<b>Project :</b> J7 EVM		<b>Title</b> AUDIO I/F - STEREO HEADPHONE OUT # 2 & 3	
		<b>Size</b> C	PROC079 001 J721EXCP01EVM
		<b>Date:</b> Thursday, November 21, 2019	<b>Rev</b> E3B
		Sheet 47 of 68	

# DSI FPC









# DSI FPD LINK




Unused Inputs tied to ground

(11,12,21,48) I2C1\_SDA  
(11,12,21,48) I2C1\_SCL  
from clock gen (17) DSI\_REFCLK\_3V3




# DISPLAY PORT INTERFACE




Project :	J7 EVM		Title	
			DISPLAY PORT INTERFACE	
Date:	Thursday, November 21, 2019		Size	PROC079 001 J721EXCP01EVM
			C	E3B
			Sheet	50 of 68

## RTC




## ADC INTERFACE




ADC Connector

## I3C Headers



Silk Screen MAIN-I3C

## Apple Authentication



Silk Screen APPLE-AUTH




Silk Screen MCU-I3C

Project :	J7 EVM		Title		
			ADC,RTC,I3C,APPLE AUTH_INTERFACE		
Date:	Thursday, November 21, 2019		Size	PROC079 001 J721EXCP01EVM	Rev
			C		E3B
			Sheet	51 of 68	

# x1LANE PCIe Interface

## x4 Lane PCIe Connector


MODE	INSTALL	DNI
RC	R1, R2	R3
EP	R3	R1, R2



### I2C MUX

### CLOCK ROOT SELECTION

	Install	Remove
PCIe root complex	R1, R2, R5, R6	R3, R4, C1, C2
PCIe end point	R3, R4, C1, C2	R1, R2, R5, R6




Project : <b>J7 EVM</b>		Title <b>x1LANE PCIe INTERFACE</b>	
		Size <b>PROC079 001 J721EXCP01EVM</b>	Rev <b>E3B</b>
Date: <b>Thursday, November 21, 2019</b>		Sheet <b>52</b> of <b>68</b>	


# x4LANE PCIe Interface

## x4 Lane PCIe Connector

MODE	INSTALL	DNI
RC	R1, R2	R3
EP	R3	R1, R2




### CLOCK ROOT SELECTION




	Install	Remove
PCIe root complex	R1,R2,R5,R6	R3,R4,C1,C2
PCIe end point	R3,R4,C1,C2	R1,R2,R5,R6

<b>Project :</b> J7 EVM		<b>Title</b> x2LANE PCIe Interface	
		<b>Size</b> C	PROC079 001 J721EXCP01EVM
		<b>Date:</b> Thursday, November 21, 2019	<b>Rev</b> E3B
		<b>Sheet</b> 53 <b>of</b> 68	

# PCIe\_M.2\_INTERFACE




## CLOCK ROOT SELECTION




Clock Source	Install	Remove
Clock Gen	R1,R2,R5,R6	C1,C2,R3,R4
SOC	C1,C2,R3,R4	R1,R2,R5,R6

## 3.3V To 1V8 Level translator




# BOOT MODE BUFFER & SWITCHES



TA_EM_IOEXP_RSTn	SOC_POR2_OUT	BOOTMODE Control from Test Automation HDR
HIGH	LOW	Enabled
HIGH	HIGH	Disabled

# TEST AUTOMATION HEADER




## AUTOMATION INTERFACE

ALL SIGNALS SHOULD BE REFERENCED TO EVM\_3V3

Cable : Parlex-050R40-76B, .5mm 3"

## I2C SWITCH




# TEST AUTOMATION GPIO MAPPING

SIGNAL NAME	DESCRIPTION	Direction WRT CTRL	Internal/External PU/PD states
TA_POWERDOWN	Used to Power down the system	OUTPUT	External Pullup
TA_PORZn	MCU & Main SoC domain Power ON Reset	OUTPUT	External Pullup
TA_RESETz	SoC Warmreset	OUTPUT	External Pullup
TA_SOC_INT1z	Interrupt to SOC	OUTPUT	External Pullup
TA_SOC_INT2z	Interrupt to SOC	OUTPUT	External Pullup
TA_BM_IOEXP_RSTn	Used to Reset the Bootmode IO Expander	OUTPUT	External Pullup



# OVER VOLTAGE PROTECTION CIRCUIT





Note: When fault is indicated; set to proper voltage and power cycle the board.

# POWER SUPPLY #1

## 3.3V AND 5V GENERATION

TI WEBENCH Simulation Inputs:  
 Vin (min) = 6V Vin (max) = 28V  
 Vout1 = 3.3V@8A; Vout2 = 5V@5A  
 Ta = 25 deg




PCB Note: Short LM5140\_AGND and DGND at single point

FB1 connected to VDDA to set VOUT1=3.3V  
 FB2 connected to VDDA to set VOUT2=5V

OSC pin to VCC sets fs=2.2MHz  
 OSC pin to GND sets fs=440kHz

DEMB-VDDA- FPWM mode operation  
 DEMB-GND- enables diode emulation


ILSET pin to VDDA sets current limit threshold to 73 mV  
 ILSET pin to GND sets current limit threshold to 48 mV



Project :	J7 EVM		Title	
			POWER SUPPLY #1	
Date:	Thursday, November 21, 2019		Size	Rev
			C	E3B
			PROC079 001 J721EXCP01EVM	Sheet 58 of 68

# POWER SUPPLY #2


TI WEBENCH Simulation Inputs:  
 Vin (min) = 6V Vin (max) = 28V  
 Vout = 12V@7A;  
 Ta = 25 deg



Project : J7 EVM		Title POWER SUPPLY #2	
		Size C	PROC079 001 J721EXCP01EVM
		Date: Thursday, November 21, 2019	Rev E3B
		Sheet 59 of 68	

# POWER SUPPLY #3


TI WEBENCH Simulation Inputs:  
 Vin (min) = 8V Vin (max) = 28V  
 Vout = 3.3V@10A;  
 Ta = 25 deg



Project :	J7 EVM		Title	
			POWER SUPPLY #3	
			Size	Rev
			PROC079 001 J721EXCP01EVM	E3B
Date:	Thursday, November 21, 2019	Sheet	60 of 68	


# POWER SUPPLY #4

## ETHERNET POWER




## Display Port0

### 5V to 3.3V LDO



PCB NOTE: Keep 4.7uF capacitor close to BIAS pin.  
Keep this circuit close to DP PORT0 Connector


### 3.3V to 1.0V LDO



PCB NOTE: Keep 4.7uF capacitor close BIAS pin

## Display Port1


### 5V to 3.3V LDO



PCB NOTE: Keep 4.7uF capacitor close to BIAS pin.  
Keep this circuit close to DP PORT1 Connector.


## FPD-LINK4 and USB HUB POWER

### 3.3V to 1.1V LDO




PCB NOTE: Keep 4.7uF capacitor close BIAS pin

## GROUND TEST POINTS




PCB NOTE: Spread the SMD test points Top and Bottom Side of PCB

## POWER INDICATION LED'S



Project : <b>J7 EVM</b>		Title <b>POWER SUPPLY #4</b>	
		Size <b>C</b>	Rev <b>E3B</b>
Date: <b>Thursday, November 21, 2019</b>		Sheet <b>61</b> of <b>68</b>	

















# EXTERNAL POWER MEASUREMENT WITH ISOLATION



Place near connector J12



















# CURRENT MONITORS #1



Project :	J7 EVM		Title	
			CURRENT MONITORS #1	
Date:	Thursday, November 21, 2019		Size	PROC079 001 J721EXCP01EVM
			Rev	E3B
			Sheet	63 of 68

# CURRENT MONITORS #2




Project :	J7 EVM		Title		
			CURRENT MONITORS #2		
Date:	Thursday, November 21, 2019		Size	PROC079 001 J721EXCP01EVM	Rev
			C		E3B
			Sheet	64	of 68



**THIS PAGE IS RESERVED**


Project :		Title	
J7 EVM		RESERVED #1	
Size	PROC079 001 J721EXCP01EVM	Rev	
C		E3B	
Date:	Thursday, November 21, 2019	Sheet	65 of 68

**THIS PAGE IS RESERVED**

Project :		 <b>TEXAS INSTRUMENTS</b>		Title	
J7 EVM				RESERVED #2	
Size	PROC079 001 J721EXCP01EVM			Rev	
C				E3B	
Date:	Thursday, November 21, 2019	Sheet	66	of	68

# SI\_SIMULATION\_COUPON\_BD

Test coupon not part of EVM design, to be used for TI test only




# HARDWARE SCHEMATICS

## ASSEMBLY NOTES


- All MSL components should be baked as per JEDEC standard.
- PCB should be baked at 120 degree for 8 hours.
- Board assembly must comply with workmanship standards. IPC-A-610 Class 2, unless otherwise specified.
- These assemblies are ESD sensitive, ESD precautions shall be observed.
- These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- Provide serial numbers to the assembled boards for identification.
- The assembled board are wrapped in ESD Covers(individual) and packed securely before shipment.

## FIDUCIALS




## LABELS


Board Serial No.



Assembly Revision.




## STANDOFFS




## JACK SCREWS




## SCREWS



## RUBBER FEET




## HEX NUT




## SCREW & WASHER FOR PCIe M.2




## SCREW & WASHER for ENET EXP BRD



## CPB BARE PCB



## QUAD PORT ETH EXP ASSEMBLED PCB



## LOGOS

