




- * TPS652180
 (1) 3xDC-DC 1) DCDC1 -> VDD_CORE(1.1V)
 2) DCDC2 -> VDD_MPU(1.1V)
 3) DCDC3 -> VDD_VDDQ_DDR(1.35V)
 (2) 1xAdj BuckBoost 1) DCDC4-> VDD_3P3(3.3V)
 (3) 2xBatDCDC 1) DCDC5 -> VDD_RTC(1.8V)
 2) DCDC6->VDDS_RTC(1.8V)
 (4) 1xLDO 1) LDO1 -> VDD_1P8(1.8V)
 (5) 3xLoadSwitch 1) LS1->VDDS_DDR
 2) LS2 -> SYS_5V (N.A.)
 3) LS3 -> VDD_3P3_LS (N.A.)



**[AM3352BZCZA80]
Cortex-A8/32bit/1GHz
324 NFBGA(15x15)**


Processor Pin	Signal	Connector	Signal	Connector
B15	B15 PORZn	<<	B15_PORZn	<1>
A10	A10 SYSTEM RESET	<<	A10_SYSTEM_RESET	<1>
B5	B5_RTC_PORZn	<<	B5_RTC_PORZn	<1>
B18	B18 NMI	<<	B18_NMI	<1>
A15	A15 JTAG EMU2	<<	A15_JTAG_EMU2	<7>
D14	D14 JTAG EMU3	<<	D14_JTAG_EMU3	<7>
B10	B10 JTAG TRStn	<<	B10_JTAG_TRStn	<7>
C11	C11 JTAG TMS	<<	C11_JTAG_TMS	<7>
B11	B11 JTAG TDI	<<	B11_JTAG_TDI	<7>
A12	A12 JTAG TCK	<<	A12_JTAG_TCK	<7>
A11	A11 JTAG TDO	<<	A11_JTAG_TDO	<7>
C14	C14 JTAG EMU0	<<	C14_JTAG_EMU0	<7>
B14	B14 JTAG EMU1	<<	B14_JTAG_EMU1	<7>
V12	R48 33R	<>	V12_GPIO_OUT_EN_SUB	<7>
V6	R46 33R	<>	V6_GPIO1_29	<7>
U9	R55 33R	<>	U9_MMCI2_CLK	<6>
W9	R51 33R	<>	W9_MMCI2_CMD	<6>
U8	U8 GPIOC WEN	<>	U8_GPIOC_WEN	<6>
T7	T7 GPIOC OEN_BEN	<>	T7_GPIOC_OEN_BEN	<6>
R7	R7 GPIOC ADVN_ALE	<>	R7_GPIOC_ADVN_ALE	<6>
T6	T6 GPIOC BEND_CLE	<>	T6_GPIOC_BEND_CLE	<6>
U18	U18 GMII2 COL	<>	U18_GMII2_COL	<6>
T17	T17 GMII2 CRSR	<>	T17_GMII2_CRSR	<6>
U17	U17 GMII2 RXER	<>	U17_GMII2_RXER	<6>
U7	R52 33R	<>	U7_MMCI2_DATA0	<6>
R5	R5 33R	<>	R5_MMCI2_DATA1	<6>
R8	R54 33R	<>	R8_MMCI2_DATA2	<6>
T8	R56 33R	<>	T8_MMCI2_DATA3	<6>
U8	R58 33R	<>	U8_MMCI2_DATA4	<6>
V8	R57 33R	<>	V8_MMCI2_DATA5	<6>
R9	R59 33R	<>	R9_MMCI2_DATA6	<6>
U9	R60 33R	<>	U9_MMCI2_DATA7	<6>
T10	R61 33R	<>	T10_MMCI2_DATA8	<6>
U12	R63 33R	<>	U12_MMCI2_DATA9	<6>
Z12	R66 33R	<>	Z12_MMCI2_DATA10	<6>
V13	R68 33R	<>	V13_MMCI2_DATA11	<6>
Y13	R69 33R	<>	Y13_MMCI2_DATA12	<6>
R13	R13 GMII2 TXEN	<>	R13_GMII2_TXEN	<7>
U14	U14 GMII2 RXDV	<>	U14_GMII2_RXDV	<7>
U14	U14 GMII2 TXD3	<>	U14_GMII2_TXD3	<7>
R14	R14 GMII2 TXD1	<>	R14_GMII2_TXD1	<7>
V15	V15 GMII2 TXD0	<>	V15_GMII2_TXD0	<7>
U15	U15 GMII2 TXCLK	<>	U15_GMII2_TXCLK	<7>
V15	V15 GMII2 RXCLK	<>	V15_GMII2_RXCLK	<7>
V16	V16 GMII2 RXD3	<>	V16_GMII2_RXD3	<7>
U16	U16 GMII2 RXD2	<>	U16_GMII2_RXD2	<7>
T16	T16 GMII2 RXD1	<>	T16_GMII2_RXD1	<7>
V17	V17 GMII2 RXD0	<>	V17_GMII2_RXD0	<7>
G17	R72 33R	<>	G17_MMCI2_CLK	<7>
R17	R73 33R	<>	R17_MMCI2_CMD	<7>
G18	R74 33R	<>	G18_MMCI2_DATA0	<7>
G15	R75 33R	<>	G15_MMCI2_DATA1	<7>
F18	R76 33R	<>	F18_MMCI2_DATA2	<7>
F17	R77 33R	<>	F17_MMCI2_DATA3	<7>






SubArctic AM335X
15mm x 15mm
Package

Title		[3] AM3352 (2/3) UART/USB/etc	Rev
Size C	Document Number		<>
Date:	Tuesday, July 19, 2022	Sheet	3 of 7



VDD_VDDQ_DDR <1,5>
 VDD5_DDR <1,4,5>
 [DCDC3/1.35V]

Title		
[5] DDR3L 4Gb		
Size	Document Number	Rev
B		<A>
Date:	Tuesday, July 19, 2022	Sheet 5 of 7



Title		
[6] eMMC 8GB		
Size	Document Number	Rev
B		<A>
Date:	Tuesday, July 19, 2022	Sheet 6 of 7