



BLOCK DIAGRAM - AM62L EVM



<Variant Name>				
<Doc1>				
Project:				
File:	03. BLOCK DGM AM62L-EVM	Size:		
Date:	Saturday, September 06, 2025	Rev:	V1.0	
Designed by:		Reviewed by:		3 of 32


POWER ARCHITECTURE BLOCK DIAGRAM




<Variant Name>			
<Doc1>			
Project:			
File:	04. POWER BLOCK DGM	Size:	
Date:	Saturday, September 06, 2025	Rev:	V1.0
Designed by:		Reviewed by:	
		Sheet:	4 of 32

POWER SEQUENCE - RTC + IO + DDR MODE

POWER-UP SEQUENCE



POWER-DOWN SEQUENCE




<Variant Name>			
<Doc1>			
Project:			
File:	06. POWER SEQUENCE - 1	Size:	
Date:	Saturday, September 06, 2025	Rev:	V1.0
Designed by:		Reviewed by:	Sheet 5 of 32

PRE REGULATOR POWER SUPPLY-1

3.3V, 5.0 AMPS SUPPLY

3.5A/3.3V



$$0.6 * (200 / 44.2 + 1) = 3.315V$$

<Variant Name>

<Doc1>			
Project:			
File:	07. POWER-3V3	Size:	
Date:	Saturday, September 06, 2025	Rev:	V1.0
Designed by:		Reviewed by:	
		Sheet:	7 of 32


LOW POWER MODE CONFIGURATION

D-Note:-
The enable pin of the discrete RTC supply (LDO) can be driven by the power-good signal of the regulator generating the main supply rail (VCC 3V3 MAIN). In case the regulator does not support a PG signal- output, a resistor pulled up to the LDO supply input can be used as EN input.

D-Note:-
Adjust RTC_PG pullup value to minimize the output slew.
Keep the RTC_PG to RTC_PORz PCB trace short to minimize trace capacitance. Adjust the value of the external pullup resistor when an open-drain output PG is used as reset input to RTC_PORz. The RTC_PORz input has internal hysteresis and the internal reset could glitch when a slow rising input is applied. The slew rate is recommended to be faster than the limits specified in the LVCMOS IO buffer electrical specification to minimize possible noise coupling.

RTC SUPPLY SELECTION

CURRENT SENSE RESISTOR FOR SoC_VDD_RTC AND SoC_VDDS_RTC_1V8



CAD NOTE:
Follow Kelvin current sense routing for RTC supplies current sense resistor (R505 and R516). Follow the routing shown in the above figure that has been added as reference for kelvin current sense routing.

Notes on SoC_VDD_RTC and SoC_VDDS_RTC_1V8 supply source:
RTC ONLY MODE - external discrete LDOs U113 (for SoC_VDDS_RTC_1V8) and U107 (for SoC_VDD_RTC) are used
RTC + IO + DDR MODE -PMIC Buck2 (for SoC_VDDS_RTC_1V8) and LDO1 (in case of PMIC1 - TPS65215 is used) / LDO2 (in case of PMIC2 - TPS65214 is used) (for SoC_VDD_RTC) are used

RTC Only MODE	TO SOC	RTC + IO + DDR MODE
VDDS_RTC_1V8	SoC_VDDS_RTC_1V8	SOC_DVDD1V8
VDD_RTC	SoC_VDD_RTC	PMIC_VDD_RTC
RTC_PG	RTC_PORz	PMIC_GPO
RTC_PG	PMIC1_RESET (To PMIC 1)	DGND
DGND	PMIC_LPM_SEL	NC

Note:
Use 5x2 Female gang jumper to select the mode

RTC_PG TO PORz_INPUT OPEN DRAIN BUFFER

LOW POWER MODE TRIGGER SELECTION



D-Note:-
In use cases where TMUX154EDGSR is used to support multiple power modes configuration, a glitch can be observed on the output A during power-up when the EVM is configured for RTC Only mode. The analog switch is optional since the custom board is designed to support a fixed, specific low power mode.

nEN	SEL	OUTPUT & MODE	
L	L	A=A0 B=B0	RTC ONLY MODE
L	H (DEFAULT)	A=A1 B=B1	RTC + IO + DDR MODE

D-Note:-
PMIC LPM_SEL is generated based on 5x2 Female gang jumper configuration. By default the MUX SEL pin is high and PMIC LPM_EN0 drives the PMIC STBY pin to turn-OFF the CORE and VDDA to support RTC + IO + DDR Mode. When the MUX SEL pin is low, the PMIC LPM_EN0 drives the PMIC enable pin to support "RTC only". In this low power mode, the entire PMIC is turned-OFF and the RTC domain is supplied by external always-ON LDOs.

<Doc1>			
Project:			
File:	08. LOW POWER MODE CONFIG- 102	Rev:	V1.0
Date:	Saturday, September 06, 2025	Reviewed by:	Sheet 8 of 32

Designed by:		Reviewed by:		Sheet:	9 of 32
--------------	--	--------------	--	--------	---------

SoC_VDD5_RTC_1V8_HDR

R113
10K/1%/0402

C64
100nF/50V/0402

nWAKEUP (13)

D-Note:-
The nWAKEUP push button on the EVM for testing during the boot process.
The recommendation is to connect the nWAKEUP pin to the SoC_VDD5_RTC_1V8_HDR pin through a 10K resistor and to ground through a 100nF capacitor.

1.8V VPP (eFUSE), 0.5AMPS SUPPLY

D-Note:-
Okay to use VCC_3V3_MAIN

SoC eFUSE

D-Note:-
An alternate way to source the VPP supply is to use an external supply. The recommended caps and discharge resistor are recommended to be placed near to the SOC VPP supply pin. One of the SOC GPIO output can be used to control the timing of the external power supply output.

<Doc1>

Project:			
File:	10. PUSH BUTTON & VPP	Size:	
Date:	Saturday, September 06, 2025	Rev:	V1.0
Designed by:	Reviewed by:	Sheet:	10 of 32

SOC POWER SUPPLIES AND SUPPLY RAILS

D-Note:-

A Trace connected to SOC pad (IO) is effectively an antenna that can pick up noise. A potential will be generated on the trace when noise couples into the antenna. This potential will be largest on the highest impedance end of the trace. By placing a pull-up or pull-down near the SoC pin (input), we force the highest potential to the open-circuit end of the trace rather than the SoC IO end of the trace.

D-Note:-

When SD card is not used, connect 1.8V or 3.3V supply to the VDDSHV3 IO supply



D-Note:-

VDDSD0 and VDDSD1 are used to supply fixed, 1.8V IO supply for IO group IOs

D-Note:-

Connecting a 1.8V supply source directly to VPP pin continuously is not recommended or allowed

SOC VSS




D-Note:-

Refer pin connectivity table of the SOC data sheet for connecting the USB IO, analog and core supplies when USB interface is not used. It is acceptable to have the supplies connected and all the USB pins left unconnected provided the USB driver is not initialized any time and the USB calibration procedure does not happen. Grounding the USB supplies as per pin connectivity requirements when not used saves power when low power is a critical requirement.

D-Note:-

Common SOC LVCMOS IO interface guidelines

1. Most of the SOC IOs are not fail-safe. No input should be applied before SOC supplies ramps.
2. SOC LVCMOS inputs have minimum slew rate requirements specified
3. SOC IO buffers are off during Reset and after Reset. A pull is required in case SOC IOs or the attached device inputs could float.
4. Any SOC IO that has a trace connected and not being actively driven needs a parallel pull. When adding pull is not feasible, ensure the traces are routed away from noisy signals



D-Note:-

A 3.3uF capacitor provides the correct voltage transition timing when the SDIO-LDO output (CAP_VDDSHV MMC1) is required to change from 3.3V to 1.8V. A 4.7uF capacitor may not be discharged from 3.3V to 1.8V before communications with the SD card resumes after it is told to change IO operating voltage.


D-Note:-

Select capacitor with ESR < 1 ohm
Ensure the PCB loop inductance is < 2.5 nH
Select 0201 package or smallest possible package nearest to 0201
Refer SOC Data sheet

<Variant Name>

<Doc1>			
Project:			
File:	11. SOC POWER SUPPLIES	Size:	
Date:	Saturday, September 06, 2025	Rev:	V1.0
Designed by:		Reviewed by:	
Sheet	11 of	32	

SOC POWER SUPPLIES - DECAPS




Decap placement priority:- Medium,
Place under BGA footprint after
placing High priority decaps


Decap placement priority:- Medium,
Place under BGA footprint after
placing High priority decaps

Decap placement priority:- Medium,
Place under BGA footprint after
placing High priority decaps

Place one 0.1uF cap near each Pin




Place one 0.1uF cap near each Pin




Decap placement
priority:- High,
place under BGA
footprint

Decap placement priority:- Medium,
Place under BGA footprint after
placing High priority decaps




Decap placement
priority:- Low,
Place under BGA
footprint after
placing High and
medium priority
decaps

Decap placement
priority:- High,
place under BGA
footprint






Decap placement
priority:- High,
place under BGA
footprint

Decap placement priority:- Medium,
Place under BGA footprint after
placing High priority decaps



Decap placement priority:- Low,
Place under BGA footprint after placing
High and medium priority decaps




Decap placement priority:- Low,
Place under BGA footprint after placing
High and medium priority decaps

R-Note:-
Use of 3 terminal caps optimizes use of bulk caps quantity
and minimizes the PCB loop inductance

<Variant Name>			
<Doc1>			
Project:	12. SOC POWER SUPPLIES - DECAPS		
File:	12. SOC POWER SUPPLIES - DECAPS	Rev:	V1.0
Date:	Saturday, September 06, 2025	Rev:	V1.0
Designed by:	Reviewed by:	Sheet:	12 of 32

SOC WKUP DOMAIN



D-Note:-
The processor performance has been validated only with a 25 Mhz Crystal/clock source connected to WKUP_OSC0 (25 Mhz is the only clock frequency supported). The data sheet shows WKUP_OSC0 not starting until after the core voltage because there are some cases where the oscillator may not start until VDD_CORE is valid. In most cases the oscillator will start as early as VDDSS_OSC0, but this may not always be the case. This diagram in the data sheet is showing the maximum start-up time, which must include the case where the delay is based on VDD_CORE being valid.

D-Note:-
Refer Applications, Implementation, and Layout section of the data sheet for crystal placement and routing guidelines as below:
Clock Routing Guidelines
->Oscillator Routing


D-Note:-
The recommendation is to ground XO when external oscillator is used. Refer SOC data sheet

D-Note:-
The recommendation is to connect the 25 Mhz crystal directly to the SOC XI and XO pins (no series or parallel resistors are recommended). The internal oscillator implements AGC (Automatic Gain Control) for amplitude control. The recommendation is to match the SOC crystal and the EPHY crystal specifications

D-Note:-
No WKUP_OSC0 registers are required to be changed. These registers should remain in their default state. Select the appropriate crystal circuit components that are compliant to the values defined in the WKUP_OSC0 Crystal Circuit Requirements table. Read the Load Capacitance and Shunt Capacitance sections to select the appropriate crystal circuit components.


处理器性能仅通过连接到WKUP_OSC0的25 Mhz晶体/时钟源进行了验证 (25 Mhz是唯一支持的时钟频率)。数据表显示, WKUP_OSC0在核心电压之后才会启动, 因为在某些情况下, 振荡器可能在VDD_core有效之前不会启动。在大多数情况下, 振荡器最早会在VDDSS_OSC0启动, 但并不总是如此。数据表中的此图显示了最大启动时间, 其中必须包括延迟基于VDD_CORE有效的情况。

OSCILLATOR



D-Note:-
SOC data sheet section for LVCMOS specifications:
WKUP_OSC0 LVCMOS Digital Clock Source Requirements
Match the SOC and the EPHY clock specs

SOC RTC DOMAIN



D-Note:-
RTC_PORz
Add provision for 22pF glitch filter near to the RTC_PORz input

D-Note:-
When RTC only mode or RTC + IO + DDR self-refresh low-power modes are not used, use of LFOSC0 crystal is optional. When not used, the LFOSC0 crystal and other components can be DNI and LFOSC0_XI can be grounded. Refer SOC data sheet

D-Note:-
Mount R107 when RTC only mode or RTC + IO + DDR refresh low power modes are not used (crystal and other related passives can be DNI (not mounted))

D-Note:-
Refer SOC data sheet for the recommended LFOSC0 circuit configuration during preproduction PCB and the production PCB

D-Note:-
The only LFOSC0 register bits that should be changed by the customer are BP_C, PD_C, and RTC_RTC_LFXOSC_TRIM[18:16], where PD_C is reset (0) to enable the oscillator and the BP_C bit is only set (1) to place the oscillator in bypass mode when using an LVCMOS clock source. The RTC_RTC_LFXOSC_TRIM[18:16] bits are set based on the actual capacitance load applied to the crystal, as defined by the Load Capacitance Equation. The load capacitance range of the crystal will be half of the recommended capacitor value range since there are connected in series with the crystals resonate circuit.

SOC & ETHERNET PHY CLOCK BUFFER

D-Note:-
R74 pull-down is populated when crystal option is used to clock the SOC and SOC clock output is used as the clocking option for EPHY. The pull-down holds the Buffer input low (EPHY clock input) until the SOC clock output is configured. When crystal option is used to clock the SOC (WKUP_OSC0), DNI SOC_CLKIN series resistor that is connected to the WKUP_OSC0 XI.

D-注:-
当晶体选项用于对SOC进行计时, 并且SOC时钟输出用作EPHY的计时选项时, R74下拉填充。下拉将缓冲器输入保持为低电平 (EPHY时钟输入), 直到配置SOC时钟输出。当晶体选项用于对SOC (WKUP_OSC0) 进行计时时, DNI SOC_CLKIN串联电阻器连接到WKUP_OSC0 XI。

<Variant Name>			
<Doc1>			
Project:			
File:	13. SOC WKUP DOMAINS OSCILLATOR		
Date:	Saturday, September 06, 2025	Rev:	V1.0
Designed by:		Reviewed by:	Sheet 13 of 32

BOOT MODE SWITCHES

D-NOTE:-
The device supports the following BOOTMODE pin mapping options:
1. Reduced Pincount - Using only 4 of the bootstrap pins BOOTMODE[15:12]
2. Full Pincount - Using all 16 of the bootstrap pins BOOTMODE[15:0]
3. Configuring the reduced pincount bootmode resistors to boot from eFuse

FULL PINCOUNT SWITCHES

D-Note:-
To reduce the number of resistors used for bootmode configuration (pullup/pulldown) when using reduced pin count bootmode, the input buffers for BOOTMODE[11:0] inputs (pins) are disabled during POR (cold reset) unless BOOTMODE[15:14] are configured as '00' (Full pincount bootmode).





D-Note:-
Boot from eFuse can be configured using the reduced pin count bootmode configuration.

REDUCED PINCOUNT SWITCH

D-Note:-
VCC3V3_TA supply is used for bootmode configuration to support test automation. The recommendation is to connect to SoC DVD0V3 on the custom board design when test automation or bootmode buffers are not used.

D-Note:-
Full Pincount bootmode configuration circuit including pullup, pulldown resistors and DIP switches, buffers are optional when reduced pincount bootmode configuration is used

D-Note:-
Dip switch is optional and used for ease of configuration. A pullup or pulldown resistor can be used to set the BOOTMODE configuration. Provide provision for Pullup and Pulldown resistors for the bootmode pins that have configuration capability






B2/B1/B0=011: 25MHz

BOOTMODE PINS
SOC AM62L

B9 :Port为0从emmc启动, Port为1从SD卡启动
B7=1,0:Filesystem mode, 1: Raw Mode (选1)

B6/B5/B4/b3=1000 : MMCSD Boot



D-Note:-
Connect SYS_BOOTMODE signals when bootmode buffers are not used

D-Note:-
1. 1K Resistor at the output of the buffer is recommended
2. Replace 1K Resistor at the output of the buffer with resistor of value 0E when bootmode buffers are not used

B15/B14=00: Full Pincount

B13/B12/B11/B10=1101 : MMCSD Boot(SD Card boot)

Backup Mode里B13:port=1, 当emmc没固件时从SD卡启动

3.4. PLL配置

B2	B1	B0	Ref Clock(MHz)
0	0	0	19.2
0	0	1	20
0	1	0	24
0	1	1	25
1	0	0	26
1	0	1	27
1	1	0	Reserved
1	1	1	Reserved

BOOT MODES SUPPORTED

1. eMMC
2. OSPI
3. MMC1 ?uSD Card
4. UART
5. USB0 DFU
6. USB0 MS

FAQs FOR BOOTMODE CONFIGURATION (WITH BUFFER OR WITHOUT BUFFER)

<https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1391522/faq-am625-am623-am644x-am243x-am62a-am62p-am62d-q1-am62l---bootmode-implementation-without-buffers>

<https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1414148/faq-am625-am623-am644x-am243x-am62a-am62p-am62d-q1-am62l---bootmode-implementation-with-buffers>

5.3.3.2 Backup Boot Mode Selection and Configuration

The backup boot mode is selected via pins within the main BOOTMODE map. Table 5-7 lists all possible backup boot modes.


Table 5-7. Backup Mode Selection

Backup Boot Config		Backup Boot Mode Selection			Backup Boot Mode Selected
B13	B12	B11	B10		
Reserved	0	0	0	None	
Mode	0	0	1	USB [lane swap = 0]	
Reserved	0	1	0	Reserved	
0	0	1	1	UART	
Port 1	1	0	1	MMCSD Boot (SD Card Boot or eMMC Boot) [mode=0]	
Reserved	1	1	0	SPI [csel=0, mode=0]	


5.4 Boot Modes

Project:		Rev:	
File:	15 BOOT MODE SWITCHES	Rev:	V1.0
Date:	Saturday, September 06, 2025	Rev:	V1.0
Designed by:		Reviewed by:	
Sheet:	15	of 32	


LPDDR4 DEVICE




D-Note:-
Use 10K pulldown for the LPDDR4 attached device reset signal (pin) LPDDR4_RESET_N
Refer processor family specific DDR design guide



SOC LPDDR4 INTERFACE



LPDDR4 POWER DECAPS



<Variant Name>

<Doc1>


Project:			
File:	16. SOC DDR AND LPDDR4 DEVICE	Size:	
Date:	Saturday, September 06, 2025	Rev:	V1.0
Designed by:		Reviewed by:	
		Sheet:	16 of 32

换32GB TLC? ? ?



eMMC FLASH

<Variant Name>			
<Doc1>			
Project:			
File:	17. eMMC INTERFACE	Size:	
Date:	Saturday, September 06, 2025	Rev:	V1.0
Designed by:	Reviewed by:	Sheet:	17 of 32

D-Note:-
The SD card supply control power switch, the power switch supply output (EN) reset logic, and the host (processor) IO power supply switching circuit are required to support UHS-I SD Cards which begins communications using 3.3V signal levels and later switches to 1.8V signal levels when configuring to one of the faster data transfer speeds. Cycling power to the SD Card is the only way to put the SD card back to 3.3V mode since SD Cards do not have a reset pin. The host IO power supply must power cycle and change voltage level along with the SD Card. The Power switch logic and the software driver operating the signals sourcing these circuits ensure both devices are power cycled and operating at the same IO voltage at the same time.



M.2 INTERFACE - SDIO





M.2 Socket KEY E

22---RXD---I---1.8V	22---TXD---O---1.8V
32---TXD---O---1.8V	32---RXD---I---1.8V
34---CTS---I---1.8V	34---RTS---O---1.8V
36---RTS---O---1.8V	36---CTS---I---1.8V
54---W_DIS1---O---1.8/3.3V	54---W_DIS1---I---1.8/3.3V
56---W_DIS2---O---1.8/3.3V	56---W_DIS2---I---1.8/3.3V
20---UART_WAKE---I---3.3V	20---UART_WAKE---O---3.3V
20---SDIO_WAKE---I---1.8V	21---SDIO_WAKE---O---1.8V
62---ALERT#---I---1.8V	62---ALERT#---O---1.8V


M.2 card

22---TXD---O---1.8V
32---RXD---I---1.8V
34---RTS---O---1.8V
36---CTS---I---1.8V
54---W_DIS1---I---1.8/3.3V
56---W_DIS2---I---1.8/3.3V
20---UART_WAKE---O---3.3V
21---SDIO_WAKE---O---1.8V
62---ALERT#---O---1.8V

CAD Note:
Place R344 near to M.2 Connector



M.2 LEVEL TRANSLATORS



<Variant Name>


<Doc1>			
Project:			
File:	19. M.2 CONNECTOR	Size:	
Date:	Saturday, September 06, 2025	Rev:	V1.0
Designed by:		Reviewed by:	
		Sheet:	19 of 32

D-Note:-
Shorting of multiple bootmode inputs together is not recommended or allowed, since the bootmode inputs have alternate functions that could be configured after boot (can be set as outputs). Shorting the bootmode pins directly to VCC or ground directly is not recommended. Connect each of the bootmode pins through separate resistor. Choose the bootmode resistor value based on the use case (10K or similar)

SOC - GPMC

SOC - ETHERNET INTERFACE


D-Note:-
The Ethernet interface (CPSW3G)
interface supports 1.8V IO level only



SOC - GPMC


<Variant Name>				
<Doc1>				
Project:				
File:	20. SOC PERIPHERALS 1	Size:		
Date:	Saturday, September 06, 2025	Rev:	V1.0	
Designed by:		Reviewed by:		
		Sheet:	20 of	32

SOC - USB




D-Note:-
Refer USB VBUS Design Guidelines section of SOC data sheet

SOC - DSI




<Variant Name>			
<Doc1>			
Project:			
File:	21. SOC PERIPHERALS 2	Size:	
Date:	Saturday, September 06, 2025	Rev:	V1.0
Designed by:		Reviewed by:	
		Sheet:	21 of 32

D-Note:-
SOC I2C2_SDA
The I2C Interface is I2C compliant open drain
output type IO buffer I2C interface
Move C near to SOC pins
Reduce the load cap to be within the processor
specs including trace or PCB capacitance.
Calculate RC to limit the slew rate as per
the processor specific data sheet



SOC - MCASP and UART



				VDDSI=1.8V	
				U28K	
(17)	OSPI_CLK	>> OSPI_CLK	GPIO0 0	D22	OSPI_CLK
(29)	OSPI_DQ0	>> OSPI_DQ0	GPIO0 3	C22	OSPI_D0
(28)	OSPI_DQ1	>> OSPI_DQ1	GPIO0 4	D21	OSPI_D1
(26)	OSPI_DQ2	>> OSPI_DQ2	GPIO0 5	E23	OSPI_D2
(19)	OSPI_DQ3	>> OSPI_DQ3	GPIO0 6	D23	OSPI_D3
		>> OSPI_DQ4	GPIO0 7 SPI1 CS0 UART6_RXD	F21	OSPI_D4
		>> OSPI_DQ5	GPIO0 8 SPI1_CLK UART6_TXD	F19	OSPI_D5
		>> OSPI_DQ6	GPIO0 9 SPI1_D0 UART4_RXD	G20	OSPI_D6 UART6_RTS I2C3SCL
		>> OSPI_DQ7	GPIO0 10 SPI1_D1 UART4_TXD	F20	OSPI_D7 UART6_CTS I2C3SDA
(19)	OSPI0_CSN0	>> OSPI0_CSN0	GPIO0 11	C20	OSPI0_CSN0
(19)	OSPI0_CSN1	>> OSPI0_CSN1	GPIO0 12	D18	OSPI0_CSN1
		>> OSPI0_CSN2	GPIO0 13 UART5_RXD	D20	OSPI0_CSN2
		>> OSPI0_CSN3	GPIO0 14 UART5_TXD	C23	OSPI0_CSN3
(24)	OSPI0_DQS	>> OSPI0_DQS	GPIO0 2 UART5_CTS	E22	OSPI0_DQS
(23)	OSPI0_LBCLKO	>> OSPI0_LBCLKO	GPIO0 1 UART5_RTS	E18	OSPI0_LBCLKO

AM62L31BOGHAA-NBR

SOC - ADC







<Doc1>				
Project:				
File:	22. SOC PERIPHERALS 3		Size:	
Date:	Saturday, September 06, 2025		Rev:	V1.0
Designed by:		Reviewed by:	Sheet:	22 of 32


CPSW3G RGMII_1 ETHERNET PHY

D-Note:-


The caps and values used are as per the EPHY datasheet recommendations.



CLOCK



PHY1 addr = 100



SPEED mode

Auto-Negotiation Enable and SPEED Mode
 Pull-up (default) = Enable Auto-Negotiation and set 100 Mbps Speed
 Pull-down = Disable Auto-Negotiation and set 10 Mbps Speed

SPEED

PHYAD [1:0]





The PHY Address is latched at the de-assertion of reset
Pull-up = PHY Address bits [1:0] are both set to 1
Pull-down (default) = PHY Address bits [1:0] are both set to 0

PHY Address bits [4:3] are set to 00b. Configurable PHY addresses are: 0h, 3h, 4h or 7h.

<Variant Name>			
<Doc1>			
Project:			
File:	23. CPSW3G RGMIL_1 ETHERNET PHY	Rev:	
Date:	Saturday, September 06, 2025	Rev:	V1.0
Designed by:	Reviewed by:	Sheet:	23 of 32

Figure 10 shows the pin connections for the TQ2870. The connections are as follows:

- RMI2_RX_ER is connected to CPSW_RGMII2_RX_CTL (20).
- RMI2_RXD0 is connected to CPSW_RGMII2_RD0 (20).
- RMI2_RXD1 is connected to CPSW_RGMII2_RD1 (20).
- RMI2_REF and CLK are connected to CPSW_RGMII2_RXC (20). A 10pF/50V/0402 capacitor is connected between RMI2_REF and CLK.
- RMI2_TXD0 is connected to CPSW_RGMII2_TD0 (20).
- RMI2_TXD1 is connected to CPSW_RGMII2_TD1 (20).
- RMI2_CRS_DV is connected to CPSW_RGMII2_TXC (20).
- RMI2_TX_EN is connected to CPSW_RGMII2_TX_CTL (20).
- PHY2_LED0/ANEN_SPEED is connected to PHY2_LED0/ANEN_SPEED (25).
- TXP2 is connected to TXM2 (25).
- RXP2 is connected to RXM2 (25).






[illegible]

SPEED mode


- Auto-Negotiation Enable and SPEED Mode
- Pull-up (default) = Enable Auto-Negotiation and set 100 Mbps Speed
- Pull-down = Disable Auto-Negotiation and set 10 Mbps Speed

<Variant Name>			
<Doc1>			
Project:			
File:	24_CPSW3G_RGMIL_2_ETHERNET_P406		
Date:	Saturday, September 06, 2025	Rev:	V1.0
Designed by:	Reviewed by:	Sheet	24 of 32

ESD PROTECTION




变压器中心抽头分别接75欧姆



正视LED侧
A: 右侧
B: 左侧

检查灯顺序




Project: 25. RJ45x2				
File:		Size:		
Date:		Rev:		V1.0
Designed by:		Reviewed by:		Sheet: 25 of 32

(22) SoC_I2C2_SCL
 (22) SoC_I2C2_SDA
 (22) OSPI_D02



R188 22R/5%/0402
 R189 22R/5%/0402
 R190 22R/5%/0402

PD_I2C_SCL
 PD_I2C_SDA
 PD_I2C_IRQ

GPIO0_5



TYPE-C





The schematic diagram illustrates the USBVBUS input circuit. It features a pull-up resistor R328 (4.7K/5%/0402) connected to the USBVBUS signal. A diode D24 (MMSZ4692T1G) is connected in parallel with the resistor, with its cathode to ground. A series combination of resistors R303 (20k/1%/0402) and R304 (10K/1%/0402) is connected between the SoC_USB0_VBUS signal and the USBVBUS node.

<Variant Name>


<Doc1>			
Project:			
File:	26. USB0 TYPE-C DRP	Size:	
Date:	Saturday, September 06, 2025	Rev:	V1.0
Designed by:	Reviewed by:	Sheet	26 of 32

LED


(20)	SoC_VOUT0_DATA17	<< GPIO0_32	LED-1
(20)	SoC_VOUT0_DATA18	<< GPIO0_33	LED-2
(20)	SoC_VOUT0_DATA19	<< GPIO0_34	LED-3
(20)	SoC_VOUT0_DATA20	<< GPIO0_35	LED-4
(20)	SoC_VOUT0_DATA21	<< GPIO0_36	LED-5



NEW




TPM SPI-0



HW KEY


(20) SoC_VOUT0_DATA16 << BUTTON_HW GPIO0_31



<Variant Name>

<Doc1>			
Project:			
File:	28. KEY&LED&TPM	Size:	
Date:	Saturday, September 06, 2025	Rev:	V1.0
Designed by:		Reviewed by:	
		Sheet:	28 of 32

RTC



{15,20} SYS_BOOTMODE0
{15,20} SYS_BOOTMODE1
{15,20} SYS_BOOTMODE2
{15,20} SYS_BOOTMODE3



{20} SoC_VOUT0_DE WKUP_GPIO0_6_1v8
{13} GPIO0 40 WKUP_GPIO0 6 WKUP_GPIO0 6_1v8

{22} SoC_I2C1_SDA
{22} SoC_I2C1_SCL

{22} MAIN_MCAN2_RX
{22} MAIN_MCAN2_TX

{22} MAIN_MCAN0_RX
{22} MAIN_MCAN0_TX



GNSS



<Variant Name>


<Doc1>

Project:			
File:	29. RTC & IB_CONN	Size:	
Date:	Saturday, September 06, 2025	Rev:	V1.0
Designed by:		Reviewed by:	
		Sheet:	29 of 32





RS485-1

UART1---485_1



UART4---485_2

RS485-2



<Variant Name>

<Doc1>			
Project:			
File:	30. RS485x2	Size:	
Date:	Saturday, September 06, 2025	Rev:	V1.0
Designed by:		Reviewed by:	
		Sheet:	30 of 32