

AM6421 Gateway

TABLE OF CONTENTS

Revision Number

PAGE	CONTENTS
01	TABLE OF CONTENTS
02	REVISION HISTORY
03	BLOCK DIAGRAM AM64x EVM BOARD
04	BLOCK DIAGRAM - XDS110 DEBUGGER
05	POWER ARCHITECTURE
06	POWER SEQUENCE
07	GPIO MAPPING TABLE
08	I2C TREE
09	SOC SUPPLY RAILS AND POWER SUPPLIES
10	CAPS FOR SOC POWER SUPPLIES
11	SOC VSS
12	SOC DDRSS AND DDR4 MEMORY INTERFACE
13	SOC MMC0..1 INTERFACE, eMMC FLASH AND SD CARD INTERFACE
14	SOC OSPI/QSPI INTERFACE AND OSPI FLASH
15	BOARD ID EEPROM, BOARD PRESENCE & DIGITAL TEMP SENSOR
16	CPSW3G RGMII_1 ETHERNET PHY AND FET SWITCH
17	ICSSG RGMII_2 - ETHERNET PHY AND MDIO FET SWITCH
18	ICSSG RGMII_1 - ETHERNET PHY
19	TEST AUTOMATION - CONNECTOR AND I2C BUS REPEATER
20	BOOT MODE CONFIGURATION BUFFERS, RESISTOR DIVIDERS AND DIP SWITCHES

PAGE	CONTENTS
21	SOC SUPPLY RAILS - CURRENT MONITORING
22	XDS110 DEBUGGER AND POWER
23	SOC JTAG INTERFACE AND JTAG BUFFERS
24	MIPI 60 PIN CONNECTOR, JTAG 20 PIN cTI CONNECTOR AND BUFFERS
25	SOC USB, USB 2.0 INTERFACE AND POWER SWITCH
26	FT4232 UART TO USB BRIDGE
27	SOC (ICSSG) PRG0 & PRG1, HSE BOARD CONNECTOR
28	SOC GPMC & GPMC TO FSI & HSE CONNECTOR
29	SOC PERIPHERALS, CAN TRANSCEIVER, CAN TO HSE AND DISPLAY INTERFACE
30	SOC PCIe INTERFACE, PCIe CONNECTOR AND RESET
31	EXTERNAL LVCMS CLOCK (OSCILLATOR), SOC, EPHY & PCIe CLOCK
32	INDUSTRIAL ETHERNET COMMUNICATION LEDS
33	IO EXPANDER & TEST HEADER
34	MCU GENERAL & SAFETY CONNECTOR PLUS SOC RESET
35	SOC PB RESET , DEBOUNCE LOGIC, VOLTAGE SUPERVISOR
36	MAIN 12 V DC INPUT AND POWER GOOD INDICATION LEDS
37	DUAL OUTPUT BUCK (3.3V,5V) AND PRE_REG 3.3V SUPPLY
38	SOC POWER SUPPLIES
39	PERIPHERAL POWER SUPPLIES
40	ASSEMBLY NOTES AND MOUNTING HARDWARE

REV	D
VER	1.3

D-Note:-

SK/EVM is a device evaluation board or platform. The SK/EVM is not a reference design. In some cases the EVM implementation may deviate from the optimum solution to provide a better customer experience or provide flexibility for customers to be able to validate the SOC functionality. TI expects and recommends customers to carefully review and follow all requirements defined in the datasheet, silicon errata, and TRM when designing their custom board. The information found in the datasheet should always take precedence over the SK/EVM implementation.

R-Note:-

- * Verify the DNI components configuration with respect to the EVM schematics (Use PDF) after completion of board design before board assembly.
- * A standard 5% tolerance resistor can be used for most of the series and parallel pull resistor.
- * Be sure to read through all the D-Notes (Design notes), R-Notes (Review notes) and CAD notes during board design and before start of board build. (Refer FAQs listed for additional details)

KEY LINKS TO COLLATERALS

Hardware Design Guide : https://www.ti.com/lit/an/sprad67a/sprad67a.pdf
Schematic Design and Review Checklist : https://www.ti.com/lit/an/spracu5c/spracu5c.pdf
DDR Board Design and Layout Guidelines : https://www.ti.com/lit/an/spracula/spracula.pdf
PMIC Power Solutions application note - > Powering the AM64x with the TPS65220 or TPS65219 PMIC https://www.ti.com/lit/pdf/slvafe9
Using LP8733xx and TPS65218xx PMICs to Power AM64x and AM243x Sitara Processors https://www.ti.com/lit/pdf/slida059
EVM/SKs (Starter Kits) for reference : TMDS64EVM, SK-AM64B

				Size C		CAGE Code <Cage Code>	DWG NO <Doc>	Rev A
Scale				Sheet		1 of 33		


BLOCK DIAGRAM_AM64x_EVM

D-Note
Pin (**OBSCLK**) D17 of the SoC are main domain Observation clock output for test and debug purposes only.
Add a TP near to the SoC and provision to isolate the signal for testing whenever possible
Pins (MCU_**OBSCLK**) C6 and E10 of the SOC are MCU Domain Observation clock output for test and debug purposes only.
Add a TP near to the SoC and provision to isolate the signal for testing whenever possible

D-Note
Refer Device Comparison section of the processor data sheet for supported cores, peripherals and memory size


D-Note :-
DDR4 termination
LDO used is TPS51206

D-Note :-
Drive strength configuration is currently not supported.
The drive strength must remain in the default state since this is the only condition used during timing closure of the peripherals.
The devices are set to maximum drive strength. Please reference to the IBIS model to find the drive strength of the IOs.




Size C	CAGE Code <Cage Code>	DWG NO <Doc>	Rev A
Scale		Sheet 2	of 33

POWER FLOW DIAGRAM



CORE SUPPLY	ARRAY CORE SUPPLY	STEERING RESISTORS
0.75 VDD_CORE	0.85 VDDR_CORE&OTHERS	R2 & R4 INSTALLED
0.85 VDD_CORE,VDDR_CORE&OTHERS	NONE	R1 & R3 INSTALLED

POWER SEQUENCE



GPIO MAPPING TABLE


S.NO	GPIO DESCRIPTION	GPIO NETNAME	REQUIRED ON	FUNCTIONALITY	GPIO USED	SoC Muxed Signal Name	DIRECTION WITH RESPECT TO CONTROL	DEFAULT STATE	ACTIVE STATE
1	EMMC RESET Control GPIO	GPIO_eMMC_RSTn	GP EVM	Reset	IO EXPANDER- P00		OUTPUT	HIGH	LOW
2	OSPI RESET Control GPIO	GPIO_OSPI_RSTn	GP EVM	Reset	GPIO013	OSPI0_CS2	OUTPUT	HIGH	LOW
3	CPSW RGMII1 RESET Control GPIO	GPIO_CPSW1_RST	GP EVM	Reset	IO EXPANDER- P02		OUTPUT	HIGH	LOW
4	PRG1 RGMII1 Ethernet PHY RESET Control GPIO	GPIO_RGMII1_RST	GP EVM	Reset	IO EXPANDER- P03		OUTPUT	HIGH	LOW
5	PRG1 RGMII2 Ethernet PHY RESET Control GPIO	GPIO_RGMII2_RST	GP EVM	Reset	IO EXPANDER- P04		OUTPUT	HIGH	LOW
6	PRG1 RGMII1 Ethernet PHY Link Detection GPIO	PRG1_ETH1_LED_LINK	GP EVM	Link Detection	PRG1_PRU0_GPO8		INPUT	LOW	HIGH
7	PRG1 RGMII2 Ethernet PHY Link Detection GPIO	PRG1_ETH2_LED_LINK	GP EVM	Link Detection	PRG1_PRU1_GPO8		INPUT	LOW	HIGH
8	CPSW Ethernet PHY Interrupt	CPSW_RGMII_INTn	GP EVM	Interrupt	Connected to PRG1_RGMII_INT via OE res		INPUT	HIGH	LOW
9	PRG1 Ethernet PHY 1 Interrupt	PRG1_RGMII_INT	GP EVM	Interrupt	GPIO1_70	EXTINTn	INPUT	HIGH	LOW
10	PRG1 Ethernet PHY 2 Interrupt			Interrupt			INPUT	HIGH	LOW
11	PCIe RESET Control GPIO	GPIO_PCl_e_RST_OUT	GP EVM	Reset	IO EXPANDER- P05		OUTPUT	LOW	HIGH
12	SD card load switch enable control	MMC1_SD_EN	GP EVM	Load SW Enable	IO EXPANDER- P06		OUTPUT	HIGH	LOW
13	One GPIO is required to control the Mux select between HSE and FSI Connector	FSI_FET_SEL	GP EVM	Mux Selection	IO EXPANDER- P07		OUTPUT	PREFERABLE	PREFERABLE
14	One GPIO is required to enable Standby mode in CAN transceiver	MCAN0_STB_3V3	GP EVM	Standby mode selection	IO EXPANDER- P10		OUTPUT	LOW	HIGH
15	One GPIO is required to enable Standby mode in CAN transceiver	MCAN1_STB_3V3	GP EVM	Standby mode selection	IO EXPANDER- P11		OUTPUT	LOW	HIGH
16	One GPIO is required to control the Mux select between HSE and Ethernet PHY	CPSW_FET_SEL	GP EVM	Mux Selection	IO EXPANDER- P12		OUTPUT	PREFERABLE	PREFERABLE
17	MDC/MDIO FET Switch Select for Mux	PRG1_RGMII2_FET_SEL	GP EVM	Mux Selection	IO EXPANDER- P14		OUTPUT	PREFERABLE	PREFERABLE
18	VTT 0.6V regulator Enable	VTT_EN	GP EVM	VTT 0.6V regulator Enable	GPIO0_12	OSPI0_CSn1	OUTPUT	LOW	HIGH
19	TEST GPIO1 from Test Automation Connector/ GPIO for GP board push button	TEST GPIO1/GPIO1_43	GP EVM	GPIO for communications with AM64x	GPIO1_43	SPI0_CS1	INPUT	HIGH	LOW
20	TEST GPIO2 from Test Automation Connector	TEST GPIO2	GP EVM	GPIO for communications with AM64x	IO EXPANDER- P15		INPUT	HIGH	LOW
21	OLED Display RESET GPIO	GPIO_OLED_RESEtN	GP EVM	Reset	IO EXPANDER- P16		OUTPUT	LOW	HIGH
22	IO Expander Interrupt	IO_EXP_INTn	GP EVM	Interrupt	GPIO1_78	MMC1_SDWP	INPUT	HIGH	LOW
23	VPP 1.8V regulator Enable	VPP_LDO_EN	GP EVM	VPP 01.8V regulator Enable	IO EXPANDER- P17		OUTPUT	LOW	HIGH
24	One GPIO is required to control the Mux select between HSE and CAN Interface	CAN_MUX_SEL	GP EVM	Mux Selection	IO EXPANDER- P01		OUTPUT	LOW	HIGH
25	User LED	TEST_LED1	GP EVM	Test	IO EXPANDER- P20		OUTPUT	LOW	HIGH
26	User LED	TEST_LED2	GP EVM	Test	MCU_SPI1_CS0	MCU_GPIO0_5	OUTPUT	LOW	HIGH
27	One GPIO to enable the PCIe Clock generator outputs	CDC_OE1/E4	GP EVM	Clock output enable	IO EXPANDER- P21		OUTPUT	HIGH	HIGH



Size C	CAGE Code <Cage Code>	DWG NO <Doc>	Rev A
Scale	Sheet 5 of 33		


MAIN INPUT 5-30VDC

VCIN= 5-30V
ICC max = 8A



Condition	LED Status (LD1)
Reverse Voltage	ON

POWER INDICATION LED's



Ground test points



Off Page Connections


VCC_CORE_PG	VCC CORE_PG (7,10)
VDD_OV85_PG	VDD_OV85_PG (10)
VCC1V2_PG	VCC1V2_PG (10)
VDD1V8_PG	VDD1V8_PG (10)
VCC2V5_PG	VCC2V5_PG (8)




Size	CAGE Code	DWG NO	Rev
C	<Cage Code>	<Doc>	A
Scale		Sheet	6 of 33

VCC3V3_SYS & VCC_5V0 POWER SUPPLY

5V, 3A and 3.3V, 7A Dual SUPPLY




PREREG 3.3V, 3.0AMPS SUPPLY




Size	CAGE Code	DWG NO	Rev
C	<Cage Code>	<Doc>	A
Scale		Sheet	7 of 33

PERIPHERAL POWER SUPPLIES


VTT SUPPLY FOR DDR4




1.0 V ETHERNET PHY (DP83867) POWER SUPPLY




2.5 V, 2.0 AMPS SUPPLY



2.8 V , 0.2 AMP SUPPLY



2.5V, 0.5 AMP SUPPLY




Off Page Connections



Size C	CAGE Code <Cage Code>	DWG NO <Doc>	Rev A
Scale	Sheet 8	of 33	


SoC POWER



D-Note :-
Add a filter cap Refer System Power
Supply Monitor Design Guidelines
section of SoC data sheet

D-Note :-
VDDAR 0P85 SERDES0,
VDDA IV8 SERDES
Refer usage note in
Pin connectivity t


D-Note :-
VDDA_3P3 SDIO Connect to
output of load switch when
UHS-I speed is used



D Note :-
Mount R699 and DNI R698 when SR2.0 Device is used
Mount R698 and DNI R699 when SR1.0 Device is used
Currently shipped device are SR2.0


D-Note :-
Refer pin connectivity table of the SOC data sheet for connecting the USB IO, analog and core supplies when USB interface is not used. It is acceptable to have the supplies connected and all the USB pins left unconnected provided the USB driver is not initialized any time and the USB calibration procedure does not happen. Grounding the USB supplies as per pin connectivity requirements when not used saves power when Low power is a critical requirement.

D-Note :-
Select a capacitor with ESR < 1 Ω .
Ensure the PCB loop inductance is < 2.5 nH
Select 0201 package or smallest possible package
Refer SoC Data sheet



D-Note :-
Increase voltage rating to 10V or 16V to include the effect of DC bias


R-Note
Connecting 1.8V supply source
directly to VPP continuously is
not allowed




CORE SUPPLY	ARRAY CORE SUPPLY	STEERING RESISTORS
0.75 VDD_CORE	0.85 VDDR_CORE&OTHERS	R2 & R4 INSTALLED
0.85 VDD_CORE,VDDR_CORE&OTHERS	NONE	R1 & R3 INSTALLED

D-Note :-
A Trace connected to SOC is effectively an antenna that will pick up noise. A potential will be generated on the signal when noise couples into the antenna. This potential will be largest on the highest impedance end of the signal. By placing a pull-up or pull-down near the SOC pin, we force the highest potential to the open-circuit end of the signal rather than the SOC end of the signal.


CORE SUPPLY



1.8V Analog SUPPLY



1.8V Analog SUPPLY




D-Note :-
Common SOC LVCMOS IO interface guidelines


1. Most of the SOC IOs are not fail-safe. No input should be applied before supply ramps.
2. SOC LVCMOS inputs have minimum slew rate requirements specified
3. SOC IO buffers are not self-driving Resto. pull is required near to the attached device being driven by the SOC IOs
4. Any SOC IO that has a trace connected and not being actively driven needs a parallel pull. When adding pull is not feasible, ensure the traces are routed away from noisy signals

SoC POWER SUPPLIES


1.8V IO, 3.0 AMPS SUPPLY




1.2V, 2.0 AMPS SUPPLY



1.8V VPP, 0.5 AMP SUPPLY




1.8V Analog , 1 AMP SUPPLY




Off Page Connections

(8,7) VCC CORE_PG	VCC CORE_PG
(6) VDD_0V85_PG	VDD_0V85_PG
(5) VCC1V2_PG	VCC1V2_PG
(4) VDD1V8_PG	VDD1V8_PG
(3) VDD1V8_PG	VDD1V8_PG
(2) VPP_LDO_EN	VPP_LDO_EN
(7,8,25) VIN_MON_POR2_3V3_PG	VIN_MON_POR2_3V3_PG
(7,8) VCC3V3_SYS_PG	VCC3V3_SYS_PG

0.75 /0.85V, 3.0 AMPS SUPPLY




0.85 V, 1.5 AMPS SUPPLY




D-Note :-
An alternative way to source the VPP is to use an external supply. The required caps and termination/Discharge resistor are recommended to be placed near to the SoC VPP pin. SOC GPIO output can be used to control or time the external power supply output

D-Note :-
Given the transient current requirement during eFuse programming, using load switch or FET switch may not be a recommended approach. It is recommended to use an LDO. A load or FET switch is likely to have too much voltage drop that can't be compensated like when using an LDO.




Size	CAGE Code	DWG NO	Rev
C	<Cage Code>	<Doc>	A
Scale		Sheet	10 of 33

SoC POWER - VSS




Positioning Hole




Size	CAGE Code	DWG NO	Rev
C	<Cage Code>	<Doc>	A
Scale	Sheet	12	of 33


SoC DDR INTERFACE



DDR4 DEVICE OK



DDR TERMINATION



Size C	CAGE Code <Cage Code>	DWG NO <Doc>	Rev A
Scale		Sheet 13	of 33


512Mb OSPI NORFLASH

SOC OSPI INTERFACE

R-Note :-
SOC IO buffers are off during power-up. A pullup is recommended near to the attached device, to hold the attached device IOs in a known state.
Use of Pullups are attached device dependent


D-Note :-
These 0R resistors are used for configuring QSPI and OSPI
This is optional during custom board design

D-Note :-
Connecting OSPI interface to multiple devices is not recommended or supported



OSPI FLASH RESET

D-Note :-
Add a series resistor to the GPIO input for isolation or testing
Refer SK-AM62P-LP schematics




D-Note :-
ANDing logic additionally performs level translation
Verify the Reset IO level compatibility before optimizing the reset ANDing logic.
IO level mismatch could cause supply leakage and affect SOC operation



Size C	CAGE Code <Cage Code>	DWG NO <Doc>	Rev A
Scale		Sheet 15 of 33	

Decaps



D-Note :-
The caps and values used
are as per the EPHY data
sheet recommendations

D-Note :-
Add 10 nF cap for
each supply rail
Refer EPHY data
sheet

D-Note :-
Provide provision for
Series resistor for RX
signals near to EPHY



D-Note :-
XI clock Input amplitude allowed is
1.8V irrespective of the IO supply
Use a CAP DIVIDER when the clock
amplified is 3.3V

D-Note :-
Add a parallel 22 pF cap
These changes are for
Ethernet compliance test
performance improvement


CPSW3G RGMII 1 - ETHERNET PHY

D-Note :-
VDDA1P8
These are LDO outputs
Do not short. Add
individual TPs for
testing

CPSW_RGMII_TDO 28
CPSW_RGMII_TD1 27
CPSW_RGMII_TD2 26
CPSW_RGMII_TD3 25
CPSW_RGMII_TXC 29
CPSW_RGMII_TX_CTL 37
CPSW_RGMII_RD0 33
CPSW_RGMII_RD1 34
CPSW_RGMII_RD2 35
CPSW_RGMII_RD3 36
CPSW_RGMII_RXC 32
CPSW_RGMII_RX_CTL 38
ETH1_CLK_IN 15
ETH1_CLK_OUT 14
JTAG_CLK 20
JTAG_TMS 22
JTAG_TDI 23
JTAG_TDO 21
CPSW_RGMII_ETH1_CLK_OUT 18
CPSW_RGMII_MDC 16
CPSW_RGMII_MDIO 17
CPSW_RGMII_INTn 44
CPSW_RGMII_ETH1_RBIAS 12
CPSW_RGMII_RESETn 43




STRAPPING RESISTORS




CPSW_RGMII_RD0
CPSW_RGMII_RD1
CPSW_RGMII_RD2
CPSW_RGMII_RD3
CPSW_RGMII_RX_CTL
CPSW_ETH1_LED_1000
CPSW_ETH1_LED_ACT1
CPSW_ETH1_GPIO_0
CPSW_ETH1_GPIO_1

PHY ADDRESS = 00000
Auto-negotiation Enabled
10/100/1000 advertised, Auto-MDI-X
Tx & Rx Clock Skew = 2.0ns

CPSW_ETHERNET PHY- 1 SPEED & ACTIVITY LED 's DRIVERS



RJ45 with Integrated Magnetics




D-Note :-
Refer to
DP83867ERG2-R-EVM when
using LAN Discrete
Transformer Module and
RJ45 connector

CPSW3G EPHY - 1 RESET


D-Note :-
Add an isolation resistor (0R)
to SoC GPIO for debug and
testing

(16.21) GPIO_CPSW1_RST



D-Note :-
ANDING logic additionally performs level
translation
Verify the Reset IO level compatibility
before optimizing the reset ANDing logic.
IO level mismatch could cause supply
leakage and affect SOC operation



Off Page Connections



Size	CAGE Code	DWG NO	Rev
C	<Cage Code>	<Doc>	A
Scale		Sheet	16 of 33

Decaps

D-Note :-
The caps and values used
are as per the EPHY data
sheet recommendations




D-Note :-
Add 10 nF cap for each
supply rail
Refer EPHY data sheet




ICSSG RGMII 1 - ETHERNET PHY

D-Note :-
VDDA1P8
These are LDO outputs Do
not short. Add individual
TPs for testing




D-Note :-
Verify the power sequence
requirements for Two-Supply
Configuration and Three-Supply
Configuration

Dual RJ45 CON With Integrated Magnetics




R-Note :-
Ferrite is DNI

STRAPPING RESISTORS




PHY ADDRESS = 01111
Auto-negotiation, 10/100/1000 advertised, Auto-MDI-X
RGMII to Copper (1000Base-T/10Base-Tx/10Base-Te)




PRG1 (ICSSG) ETH1 RESET

D-Note :-
Add an isolation resistor (0R)
to SoC GPIO for debug and
testing



D-Note :-
ANDING logic additionally performs level
translation
Verify the Reset IO level compatibility before
optimizing the reset ANDING logic.
IO level mismatch could cause supply leakage
and affect SOC operation

PRG1_ETHERNET - 3 SPEED & ACTIVITY LED 's DRIVERS








Off Page Connections


To Processor	(16,24) PRG1_RGMII1_INTn	PRG1_RGMII1_RD0
	(22) PRG1_RGMII1_RD1	PRG1_RGMII1_RD1
	(22) PRG1_RGMII1_RD2	PRG1_RGMII1_RD2
	(22) PRG1_RGMII1_RD3	PRG1_RGMII1_RD3
	(22) PRG1_RGMII1_RXC	PRG1_RGMII1_RXC
From Processor	(14,16,24) PORz_OUT	PORz_OUT
	(22) PRG1_ETH3_LED_LINK	PRG1_ETH3_LED_LINK
	(22) PRG1_ETH3_LED_1000RX_ER	PRG1_ETH3_LED_1000RX_ER
	(22) PRG1_RGMII1_TD0	PRG1_RGMII1_TD0
	(22) PRG1_RGMII1_TD1	PRG1_RGMII1_TD1
From IO Expander	(17,21) GPIO_RGMII1_RST	GPIO_RGMII1_RST
	(22) PRG1_MDIO_MDIO	PRG1_MDIO_MDIO
	(22) PRG1_MDIO_MDC	PRG1_MDIO_MDC
	(22) PRG1_RGMII1_TXC	PRG1_RGMII1_TXC
	(22) PRG1_RGMII1_TX_CTL	PRG1_RGMII1_TX_CTL



Size C	CAGE Code <Cage Code>	DWG NO <Doc>	Rev A
Scale		Sheet 17	of 33



5V Power switch for USB 3.0 Device




Off Page Connections




Size	CAGE Code	DWG NO	Rev
C	<Cage Code>	<Doc>	A
Scale		Sheet	18 of 33

BOOTMODE CONFIGURATION RESISTORS AND BOOTMODE SWITCHES




D-Note :-
it is not recommended to
leave any of the the
bootmode pin open
including reserved pins



Off Page Connections

From Processor



BOOT MODES SUPPORTED

1. OSPI
2. MMC1 - SD CARD
3. MMC0 - eMMC
4. CPSW Ethernet Slave
5. USB Host
6. USB Device
7. UART
8. Ethernet



Size C	CAGE Code <Cage Code>	DWG NO <Doc>	Rev A
Scale		Sheet 19	of 33

GPMC

D-Note :-
Add a series resistor 0R
when used as GPMC0_CLK

D-Note :-
SOC IO buffers for signals used for GPMC
interface are disabled during reset
The required pulls for the interfaced
signals are provided on the GPMC interface
card


D-Note :-
Shorting of bootmode inputs (IOs) is
not recommended or allowed since the
IOs have alternate functions that could
be configured after boot
Shorting the bootmode pins directly to
VCC or ground directly is not
recommended
Connect each of the bootmode pins
through separate resistor
Choose the bootmode resistor value
based on the use case (10K or similar)

To Boot Mode Buffer




Size C	CAGE Code <Cage Code>	DWG NO <Doc>	Rev A
Scale	Sheet		20 of 33

LEVEL TRANSLATOR




Off Page Connections



DDR_VTT_EN << DDR_VTT_EN {15}



DDR_VTT_EN_3V3 >> DDR_VTT_EN_3V3






D-Note :-
Add series resistors 22 R on the Ethernet interface TX (TDx) signals near to the SoC

SYNC TP




JTAG SoC SECTION





JTAG 20 PIN cTI CONNECTOR

D-Note :-
Place pulls on the JTAG signals near to the SoC
Refer SoC data sheet for Pin Connectivity Requirements




D-Note :-
TRSTn is the reset to the JTAG logic. For normal operation, this is pulled low, and thus the JTAG remains in reset as it is not being used. When a JTAG pod is connected, the pod will eventually drive this signal high to release the JTAG logic from reset and enable a JTAG connection.




JTAG				
Size	CAGE Code	DWG NO	Rev	
C	<Cage Code>	<Doc>	A	
Scale			Sheet	23 of 33

SOC-MCU_GENERAL





D-Note :-
RC for Open drain
output type I2C slew
rate control

D-Note :-
Add a series resistor
22R to the SPI1 clock
output near to the
SoC




D-Note :-
MCU SAFETY_ERRORz 1V8
Provision For a pulldown
Populate when attached
device is connected
Refer SOC data sheet pin
connectivity requirements

SOC RESET




D-Note :-
Refer Applications, Implementation, and
Layout section of the data sheet for
clock routing guidelines as below:
Clock Routing Guidelines
Oscillator Routing




D-Note :-
Not connecting a valid MCU_PORz could cause
unpredictable and probably random behavior,
since the device is not getting a valid reset.
Internal circuits would be in random states.
Slow rising reset signal could cause
glitches internal to the SOC reset circuit.
Use a discrete buffer and have the fast rising
output of the buffer drive the MCU_PORz is
recommended

D-Note :-
MCU_PORz pulldown is used
to hold the SOC in reset
during power-up



D-Note :-
Pull-down resistors on PORz_OUT and RESETSTATz are provided
to keep the signal low until the processor is released from
reset during the power-up sequence



D-Note :-
SOC IO buffers are off
during reset. A pull is
recommended near to the
attached device that is
being driven by the SOC IO


Off Page Connections

To level translator
From Level Translator
To Boot Mode Section
From ICSSG Phy1&2




Size C	CAGE Code <Cage Code>	DWG NO <Doc>	Rev A
Scale		Sheet 24	of 33

DIGITAL TEMPERATURE SENSOR




BOARD ID EEPROM




Size	CAGE Code	DWG NO	Rev
C	<Cage Code>	<Doc>	A
Scale	Sheet	26	of 33


OLED INTERFACE




Additional UART




INDICATOR LIGHTS







D-Note :-
Open-drain output type buffer I2C interfaces have slew rate requirement when pulled to 3.3 V. An RC is recommended for slew rate control. Refer SK-AM62P-LP schematics



D-Note :-
Ext Refclk1 used as Clkout0
A clock signal should always be connected point to point without any branches. When connecting clkout0 to more than one (multiple) clock inputs, use a buffer with one input and multiple outputs.

CAN INTERFACE OK


5V To 5V Isolated



D-Note :-
An external ESD protection is required when connecting the SOC signals directly to external input

SPI EEPROM

EEPROM



Off Page Connections

From Debounce Circuit → GPIO1_43_INTn ↔ GPIO1_43_INTn [25]

To Clock Buffer


To RS232/485

SoC_I2C0_SCL	↔	SoC_I2C0_SCL (26,30)
SoC_I2C0_SDA	↔	SoC_I2C0_SDA (26,30)
SoC_I2C1_SCL	↔	SoC_I2C1_SCL (21,26,27)
SoC_I2C1_SDA	↔	SoC_I2C1_SDA (21,26,27)
SOC_MAIN_UART0_TX_3V3	↔	SOC_MAIN_UART0_TX_3V3 (31)
SOC_MAIN_UART0_RX_3V3	↔	SOC_MAIN_UART0_RX_3V3 (31)
SOC_MAIN_UART12_RX_3V3	↔	SOC_MAIN_UART12_RX_3V3 (31)
SOC_MAIN_UART12_TX_3V3	↔	SOC_MAIN_UART12_TX_3V3 (31)
SOC_MAIN_UART1_TX_3V3	↔	SOC_MAIN_UART1_TX_3V3 (31)
SOC_MAIN_UART1_RX_3V3	↔	SOC_MAIN_UART1_RX_3V3 (31)
SOC_MAIN_UART3_RX_3V3	↔	SOC_MAIN_UART3_RX_3V3 (30)
SOC_MAIN_UART3_TX_3V3	↔	SOC_MAIN_UART3_TX_3V3 (30)




Size C	CAGE Code <Cage Code>	DWG NO <Doc>	Rev A
Scale		Sheet 28 of 33	


RELAY INTERFACE 1




RELAY INTERFACE 2



RELAY INTERFACE 3




RELAY INTERFACE 4




Size C	CAGE Code <Cage Code>	DWG NO <Doc>	Rev A
Scale		Sheet 29 of 33	


RS232 Isolated INTERFACE



3.3V To 3.3V Isolated




RTC




Address:Read:A3h; Write:A2h
400KHz max.


RS485 ISOLATED INTERFACE 1




RS485 ISOLATED INTERFACE 2



RS485 ISOLATED INTERFACE 3




3.3V To 3.3V Isolated




Size	CAGE Code	DWG NO	Rev
C	<Cage Code>	<Doc>	A
Scale	Sheet	31	of 33

WIFI5 module




SDIO Interface











6 Channels Analog and digital signal inputs


SPI Isolated



6*AD Input To SPI



5V To 5V Isolated



Size	CAGE Code	DWG NO	Rev
C	<Cage Code>	<Doc>	A
Scale	Sheet	33	of 33