


# POWER SUPPLY

## +3.3V GENERATION

TI WEBENCH Simulation Inputs:  
 Vin (min) = 4.5V Vin (max) = 24V  
 Vout1 = 3.3V@18.5A  
 Ta = 25 deg




UVLO : 3.4V  
 VIL : 0.8V / VIH : 2.0V

## DESERIALIZER POWER

### 3.3V to 1.2V LDO

Iout=550mA




install

## ETHERNET POWER

### 3.3V to 2.5V LDO

Vout=2.5V  
 Iout=137mA




install

## USB HUB & ETHERNET POWER

### 3.3V to 1.1V LDO

Vout=1.1V  
 Iout=888mA



# EVM's 3-Phase DUAL PMIC Power Distribution Network (PDN)

## (3-Phase Buck supplying VDD\_CPU)

### "PCB Notes:

For multi-phase Buck converter configs, route remote sense feedback as follows:


1. Pseudo differential pair traces on same layer & next to primarily power plane segment. Avoid routing near to any noisy/switching signals.
2. Connect each trace, as close as possible, to power & Gnd vias or across Dcap in middle of SOC power ball group.
3. Trace widths = 4-8mil & separation distance = 8-50mil, try to keep traces near each other as best as possible while

For single-phase Buck converters, route remote sense feedback as follows:


1. Single-ended traces on same layer & next to primarily power plane segment as best as possible. Avoid routing near to any noisy/switching signals.
2. Connect each trace, as close as possible, to a power via near in middle of SOC power ball group.
3. Trace widths = 4-8mil"

## PMIC- A

Route as Pseudo differential pair trace  
(See "PCB Notes")



# PMIC - B




PMIC-B uses NVM to set I2C ADDR:  
0x4C, 0x4D, 0x4E & 0x4F


- "FCB Notes:**  
For multi-phase Buck converter configs, route remote sense feedback as follows:
1. Pseudo differential pair traces on same layer & next to primarily power plane segment. Avoid routing near to any noisy/switching signals.
  2. Connect each trace, as close as possible, to power & Gnd vias or across Dcap in middle of SOC power ball group.
  3. Trace widths = 4-8mil & separation distance = 8-50mil, try to keep traces near each other as best as possible while

- For single-phase Buck converters, route remote sense feedback as follows:
1. Single-ended traces on same layer & next to primarily power plane segment as best as possible. Avoid routing near to any noisy/switching signals.
  2. Connect each trace, as close as possible, to a power via near in middle of SOC power ball group.
  3. Trace widths = 4-8mil"


# SERDES CLOCK GENERATOR



## CLOCK ROOT SELECTION




Clock Source	Install	Remove
Clock Gen	R1, R2, R5, R6	C1, C2, R3, R4
SOC	C1, C2, R3, R4	R1, R2, R5, R6



Clock Source	Install	Remove
Clock Gen	R7, R8, R11, R12	C3, C4, R9, R10
SOC	C3, C4, R9, R10	R7, R8, R11, R12

# ANALOG POWER 1



install

install

install

install

install

install

install

install

install

install

install

install

install

install

install

install

DNI

install

install

install

install

install

install

install

install

install

install

install

install

install

install

install

install

install

install

install

install

install

install

install

install

install

install

install

Combined these supplies as these are not used

Combined with VDDA\_OP8\_USB as it is not used

$$V_{th(min)} = 0.45V$$

Note:  
A few Dcaps shown here have been provisioned on PCB layout underneath SoC at individual power ball vias & around perimeter in case additional high-freq decoupling might be needed.

Some Dcaps may be shown as "Do Not Install" (DNI) components if Power Integrity (PI) simulation results for a particular power rail on this EVM PCB design combined with Dcap scheme (value, pkg type, ESL, Loop-Inductance, etc.) results in an impedance response below or equal to the desired target impedance (Zt).




# UNUSED BLOCK


## MLB



## DSI



## MCU ADCs



# SOC GROUND

