

AM625 / AM623 STARTER KIT (EVM)

TABLE OF CONTENTS

Revision Number

PAGE	CONTENTS
01	TABLE OF CONTENTS
02	REVISION HISTORY
03	BLOCK DIAGRAM for SK-AM62B
04	BLOCK DIAGRAM XDS110 DEBUGGER
05	POWER ARCHITECTURE BLOCK DIAGRAM
06	POWER-UP AND POWER-DOWN SEQUENCE
07	I2C TREE
08	GPIO MAPPING TABLE
09	USB TYPE-C PD CONTROLLER AND POWER SUPPLY
10	PERIPHERAL POWER SUPPLIES-1
11	PERIPHERAL POWER SUPPLIES-2
12	SOC POWER SUPPLIES
13	SOC SUPPLY RAILS CURRENT MONITORING
14	SOC SUPPLY RAILS AND POWER SUPPLIES
15	CAPS FOR SOC POWER SUPPLIES AND SOC GROUND VSS
16	SOC DDRSS AND DDR4 MEMORY DEVICE INTERFACE
17	M.2 INTERFACE AND CONNECTOR
18	SOC MMC0..2 INTERFACE AND eMMC FLASH + RESET
19	SD CARD - LOAD SWITCH, LOAD SWITCH RESET LOGIC AND DATA INTERFACE
20	SOC OSPI/QSPI INTERFACE AND OSPI FLASH
21	BOARD ID EEPROM & DIGITAL TEMPERATURE SENSORS
22	CPSW3G RGMII_1 ETHERNET PHY

PAGE	CONTENTS
23	CPSW3G RGMII_2 ETHERNET PHY
24	SOC MAC INTERFACE, SOC AND ETHERNET PHY CLOCK BUFFER, LED DRIVER
25	TEST AUTOMATION
26	BOOT MODE CONFIGURATION BUFFERS, RESISTOR DIVIDERS AND DIP SWITCHES
27	XDS110 DEBUGGER
28	AUTOMATION SIGNALS BUFFER
29	SOC JTAG INTERFACE AND JTAG BUFFERS
30	JTAG 20 PIN cTI CONNECTOR AND BUFFERS
31	FT4232 UART TO USB BRIDGE
32	SOC-MCU DOMAIN IO AND OSC0 AND SOC-MCU IO HEADER
33	USER EXPANSION CONNECTOR
34	SOC MCU IO HEADER
35	USB0 TYPE-C DRP
36	SOC USB INTERFACE, USB1 TYPE A CONNECTOR, VBUS DIVIDER AND POWER SWITCH
37	SOC OLDI INTERFACE, LCD CONNECTOR AND SOC UART1 FET SWITCH & BUFFER
38	SOC CSI INTERFACE AND CAMERA CONNECTOR
39	IO EXPANDER
40	AUDIO CODEC
41	SOC DPI INTERFACE, DPI TO HDMI TRANSMITTER INTERFACE
42	SOC RESET AND IOs AND EXTERNAL LVCMOS CLOCK (OSCILLATOR)
43	SOC PUSH BUTTON RESET INPUTS WITH DEBOUNCE LOGIC FOR RC RESET
44	ASSEMBLY NOTES AND MOUNTING HARDWARE

REV	A
VER	0.02

D-Note:-

SK/EVM is a device evaluation board or platform. The SK/EVM is not a reference design. In some cases the EVM implementation may deviate from the optimum solution to provide a better customer experience or provide flexibility for customers to be able to validate the SOC functionality. TI expects and recommends customers to carefully review and follow all requirements defined in the datasheet, silicon errata, and TRM when designing their custom board. The information found in the datasheet should always take precedence over the SK/EVM implementation.

R-Note:-

- * Verify the DNI components configuration with respect to the EVM schematics (Use PDF) after completion of board design before board assembly.
- * A standard 5% tolerance resistor can be used for most of the series and parallel pull resistor.
- * Be sure to read through all the D-Notes (Design notes), R-Notes (Review notes) and CAD notes during board design and before start of board build. (Refer FAQs listed for additional details)

KEY LINKS TO COLLATERALS

Hardware Design Guide : https://www.ti.com/lit/an/sprad05b/sprad05b.pdf
Schematic Design and Review Checklist : https://www.ti.com/lit/an/sprad21d/sprad21d.pdf
DDR Board Design and Layout Guidelines : https://www.ti.com/lit/an/sprad06/sprad06.pdf
EVM/SKs (Starter Kits) for reference : SK-AM62B, SK-AM62B-P1, SK-AM62-LP, SK-AM62-SIP, SK-AM62A-LP, SK-AM62P-LP

Designed for TI by Mistral Solutions Pvt Ltd



Title		TABLE OF CONTENTS	
Size	PROC114A1(001)	Rev	A1
C			
Date:	Friday, June 28, 2024	Sheet	1 of 44

REVISION HISTORY

VER #	DATE	DESCRIPTION OF CHANGES	AUTHOR	REVIEWED BY	APPROVED BY
0.01	11 APR 2023	Drafted from PROC114A Schematics. Changed the HDMI external swing resistance to 7.5K. Added Standoff,Screw & Washer for M.2 connector. DNI'd R650 on SoC_USB1_DRVVBUS	Mistral Design Team		
0.02	28 JUNE 2024	<p>Updated SoC Part Number, Enabled Voltage ratings for all the capacitors and added Design Review notes</p> <p>Moved to DNI : U1,C5,C305,R303,Y4.</p> <p>Moved to Mount : R319,R309,R318,R310,R306,R307,R308,R303,R528,R572.</p> <p>C47 - 1uF changed to 0.1uF; C60 - 4.7uF changed to 1uF; C46 - 0.1uF changed to 4.7uF; C391,C193,C14 - 2.2uF changed to 1uF; C387,C194,C12 - 1uF changed to 0.1uF; C86 - 1uF changed to 2.2uF; C75,C79 - 9pF changed to 18pF.</p> <p>R56 - 0E changed to Std 22E; R408,R407 - 1K_0.1% changed to 1K_1%; R89, R354,R353,R301,R302 - 22E_1% changed to 0E; R393 - 10K_1% changed to Std 10K; R333,R12,R398 - 49.9K_1% changed to Std 10K; R152,R648 - 3.4K_1% changed to 3.48K_1%.</p>	Mistral Design Team		

LINKS TO KEY FAQs

https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1183910/faq-am625-custom-board-hardware-design-collaterals-to-get-started
https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1184006/faq-am623-custom-board-hardware-design-collaterals-to-get-started
https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1285107/faq-am64x-am62x-am62ax-am62px-custom-board-hardware-design---collaterals-for-reference-during-schematic-design-and-schematics-review
https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1357533/faq-am625-am623-custom-board-hardware-design---design-and-review-notes-for-reuse-of-sk-am62b-schematics
https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1280721/faq-am625-am623-am625sip-am625-q1-am620-q1-custom-board-hardware-design---faqs-related-to-processor-collaterals-functioning-peripherals-interface-and-starter-kit

Designed for TI by Mistral Solutions Pvt Ltd




Title REVISION HISTORY

Size	PROC114A1(001)	Rev	A1
C			
Date:	Friday, June 28, 2024	Sheet	2 of 44

BLOCK DIAGRAM AM62x SKEVM

Main Block Diagram



D-Note :-
 Pins (OBSCLK) B16 and T25 of the SoC are main domain Observation clock output for test and debug purposes only. Add a TP near to the SoC and provision to isolate the signal for testing whenever Possible. Pin (MCU_OBSCLK) B8 of the SoC are MCU Domain Observation clock output for test and debug purposes only. Add a TP near to the SoC and provision to isolate the signal for testing whenever possible.

D-Note
 Refer Device Comparison section of the processor data sheet for supported cores, peripherals and memory size

D-Note :-
 Drive strength configuration is currently not supported. The drive strength must remain in the default state since this is the only condition used during timing closure of the peripherals. The devices are set to maximum drive strength. Please reference to the IBIS model to find the drive strength of the IOs.


Designed for TI by Mistral Solutions Pvt Ltd




Title BLOCK DIAGRAM AM62x SKEVM

Size	PROC114A1(001)	Rev	A1
Date:	Friday, June 28, 2024	Sheet	3 of 44

POWER ARCHITECTURE BLOCK DIAGRAM




POWER SEQUENCE



I2C TREE

R-Note :-
Add - Indicates Address

AM6254ATCGGAALW



R-Note :-
Refer below section of the data sheet
Timing and Switching Characteristics
I2C
Exceptions:

D-Note :-
For all emulated open-drain output
LVC MOS I2C interfaces. (I2C0, I2C1, I2C2,
I2C3) pullup resistors are recommended
Location of the pullup is not a concern
It is recommended to connect the pullups
with the shortest possible stub.

D-Note :-
For I2C interfaces with open-drain output type
buffer (MCU_I2C0 and WKUP_I2C0), an external
pullup is recommended irrespective of peripheral
usage and IO configuration.
Refer Pin Connectivity Requirements section of
SoC data sheet

Designed for TI by Mistral Solutions Pvt Ltd





Title		I2C TREE	
Size	PROC114A1(001)	Rev	A1
C			
Date:	Friday, June 28, 2024	Sheet	7 of 44




GPIO MAPPING TABLE

SL NO.	GPIO DESCRIPTION	GPIO NETNAME	Functionality	GPIO USED	SOC MUXED SIGNAL NAME	DIRECTION WITH RESPECT TO CONTROL	DEFAULT STATE	ACTIVE STATE	VOLTAGE DOMAIN ON SOC SIDE	VOLTAGE CONNECTED ON SKEVM
1	Enable for WLAN Interface	SoC_WLAN_EN_1V8	ENABLE	GPIO0_71	MMC2_SDCD	OUTPUT	LOW	HIGH	VDDSHV6	SoC_DVDD1V8
2	WLAN Interrupt	SoC_WLAN_IRQ_1V8	INTERRUPT	GPIO0_72	MMC2_SDWP	INPUT	HIGH	LOW	VDDSHV6	SoC_DVDD1V8
3	Enable for BT Interface	BT_EN_SOC_3V3	ENABLE	MCU_GPIO0_1	MCU_SPI0_CS0	OUTPUT	HIGH	LOW	VDDSHV_MCU	SoC_DVDD3V3
4	CPSW Ethernet PHY Interrupt	CPSW_RGMII_INTn/PRU_INTn	INTERRUPT	GPIO1_31	EXTINTn	INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
	PRU Connector Interrupt									
	PMIC_INTn									
5	OSPI Reset Control GPIO	GPIO_OSPI_RSTn	RESET	GPIO0_12	OSPI0_CSn1	OUTPUT	HIGH	LOW	VDDSHV1	SoC_DVDD1V8
6	OSPI Interrupt	OSPI_INTn	INTERRUPT	GPIO0_13	OSPI0_CSn2	INPUT	HIGH	LOW	VDDSHV1	SoC_DVDD1V8
7	SD Card IO Voltage Select	VSEL_SD	ENABLE	GPIO0_31	GPMCO_CLK	OUTPUT	LOW	HIGH	VDDSHV3	SoC_DVDD3V3
8	IO Expander Interrupt	MCU_GPIO0_15	INTERRUPT	MCU_GPIO0_15	MCU_MCAN1_TX	INPUT	HIGH	LOW	VDDSHV_CANUART	SoC_DVDD3V3
9	TEST GPIO1 from Test Automation Connector/ User Interrupt Push Button									
10	User Test LED 1	SOC_GPIO1_49	GPIO	GPIO1_49	MMC1_SDWP	OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
IO EXPANDER - 01										
1	CPSW Ethernet PHY-2 Reset Control GPIO	GPIO_CPSW2_RST	RESET	IO EXPANDER - P01		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
2	CPSW Ethernet PHY-1 Reset Control GPIO	GPIO_CPSW1_RST	RESET	IO EXPANDER - P01		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
3	PRU Board Detection	PRU_DETECT	DETECTION	IO EXPANDER - P02		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
4	SD Card Load Switch Enable	MMC1_SD_EN	ENABLE	IO EXPANDER - P03		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
5	SOC eFuse Voltage(VPP=1.8V) Regulator Enable	VPP_LDO_EN	ENABLE	IO EXPANDER - P04		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
6	EXP CONN 3.3V Power Switch Enable	EXP_PS_3V3_EN	ENABLE	IO EXPANDER - P05		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
7	EXP CONN 5V Power Switch Enable	EXP_PS_5V0_EN	ENABLE	IO EXPANDER - P06		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
8	EXP CONN HAT Board Detection	RPI_HAT_DETECT	DETECTION	IO EXPANDER - P07		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
9	M.2 Connector Alert	WLAN_ALERT_3V3	ALERT	IO EXPANDER - P10		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
10	M.2 Connector WAKEUP	BT_UART_WAKE_SOC_3V3	WAKEUP	IO EXPANDER - P11		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
11	SOC UART1 Mux Select	UART1_MUX_SEL	SELECT	IO EXPANDER - P12		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
12	Enable for Wilink Level Translators	WL_LT_EN	ENABLE	IO EXPANDER - P13		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
13	HDMI Transmitter Reset Control GPIO	GPIO_HDMI_RSTn	RESET	IO EXPANDER - P14		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
14	Raspberry Pi Camera CSIO GPIO1	CSI_GPIO1	INPUT/OUTPUT	IO EXPANDER - P15		NA	NA	NA	VDDSHV0	SoC_DVDD3V3
15	Raspberry Pi Camera CSIO GPIO2	CSI_GPIO2	INPUT/OUTPUT	IO EXPANDER - P16		NA	NA	NA	VDDSHV0	SoC_DVDD3V3
16	PRU Power Switch Enable	PRU_3V3_EN	ENABLE	IO EXPANDER - P17		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
17	HDMI Interrupt	HDMI_INTn	INTERRUPT	IO EXPANDER - P20		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
18	TEST GPIO2 from Test Automation Connector	TEST_GPIO2	GPIO for communications with AM62x	IO EXPANDER - P21		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
19	MCASP2 Enable and Direction Control	AUD_BUF_EN	ENABLE	IO EXPANDER - P22		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
20		WL_BUF_EN	ENABLE	IO EXPANDER - P23		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
21		AUD_BUF_CLK_DIR	DIRECTION CONTROL	IO EXPANDER - P24		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
22		WL_BUF_CLK_DIR	DIRECTION CONTROL	IO EXPANDER - P25		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
23	OLDI Display Touch Interrupt	TS_INT#	INTERRUPT	IO EXPANDER - P26		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
24	User Test LED 2	IO_EXP_TEST_LED	GPIO	IO EXPANDER - P27		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
IO EXPANDER - 02										
1	M.2 Connector SDIO Reset Control GPIO	WLAN_SDIO_RST_3V3	RESET	IO EXPANDER - P0		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
2	OLDI Display Reset control	GPIO_TS_RSTn	RESET	IO EXPANDER - P1		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
3	Audio Codec Reset Control GPIO	GPIO_AUD_RSTn	DETECTION	IO EXPANDER - P2		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
4	eMMC Reset control GPIO	GPIO_eMMC_RSTn	RESET	IO EXPANDER - P3		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3


USB TYPE-C PD CONTROLLER AND POWER SUPPLY



I2C Slave Address	Port1	Port2
I2C2 (Default)	0x38	0x3F
I2C1	0x20	0x24



PERIPHERAL POWER SUPPLIES - 1



Power Cycle control from Test Automation



GROUND TEST POINTS



Designed for TI by Mistral Solutions Pvt Ltd




Title PERIPHERAL POWER SUPPLY -1

Size		Rev
C	Variant Name = PROC114A1(001)	A1
Date:	Friday, June 28, 2024	Sheet 10 of 44

PERIPHERAL POWER SUPPLIES - 2

VinMin = 4.5V
 VinMax = 24V
 Vout = 3.3V @ 6A


3.3V, 6.0 AMPS SUPPLY



Cad Note :-
 Tie the feedback
 after the bulk caps


D-Note :-
 Add a Jumper or 0R for isolation
 or Current measurement for
 preproduction board

2.5V, 1.0 AMP SUPPLY



D-Note :-
 It is very important to select
 an LDO with very fast
 transient response and connect
 its output to the VPP pin with
 a low loop inductance path to
 ensure it is able to source
 the high transient load, where
 the VPP pin never drops below
 the minimum operating voltage.

1.8V VPP, 0.5 AMP SUPPLY



D-Note :-
 Alternate part suggestion
 TPS7A21-Q1, Automotive,
 500mA, low-noise
 ultra-low-IQ high-PSRR
 low-dropout (LDO) voltage
 regulator


D-Note :-
 Move pulldown
 near to EN pin
 - pin 3 of LDO

D-Note :-
 Add a series
 resistor to the
 VPP supply pin
 for isolation or
 testing


D-Note :-
 Add an additional
 decap 0.1 uF near
 to the SoC VPP pin

PERIPHERAL SUPPLY - ETHERNET PHY

1.0V, 0.5 AMP



1.2V, 0.5 AMP SUPPLY



Designed for TI by Mistral Solutions Pvt Ltd



Title PERIPHERAL POWER SUPPLY-2









Size PROC114A1(001)

Date: Friday, June 28, 2024

Rev A1


Sheet 11 of 44

SOC POWER SUPPLIES








CURRENT MONITORING DEVICES

D-Note :-
Note the supply rail name change across the shunt when optimizing the design (Deleting the current sense)




Cad Note :-
Follow Kelvin connection for Current Sensing when using 2 terminal resistors




INA I2C SLAVE ADDRESS		
POWER SOURCE	SUPPLY NET	SLAVE ADDRESS (IN HEX)
VCC_CORE	VDD_CORE	40
VCC_0V85	VDDR_CORE	41
VCC_3V3_SYS	SoC_DVDD3V3	4C
VCC_1V8	SoC_DVDD1V8	45
VDDA1V8	VDDA_1V8	4D
VCC1V2_DDR	VDD_DDR4	47


SOC POWER DECAPS




Cad Note :-
Place 0.1 uF caps near to SoC pins




Cad Note :-
Place 0.1 uF caps near to SoC pins



Cad Note :-
Place 0.1 uF caps near to SoC pins




Cad Note :-
Place 0.1 uF caps near to SoC pins



Cad Note :-
Place 0.1 uF caps near to SoC pins

SOC VSS




Designed for TI by Mistral Solutions Pvt Ltd




Title: SOC POWER CAPS & SOC VSS

Size		Rev
C	Variant Name = PROC114A1(001)	
Date:	Friday, June 28, 2024	Sheet 15 of 44

SOC DDR4 INTERFACE



DDR4 DEVICE



Designed for TI by Mistral Solutions Pvt Ltd




Title: DDR4 Interface



Size	Variant Name = PROC114A1(001)	Rev
C		A1

Date: Friday, June 28, 2024 Sheet 16 of 44



M.2 INTERFACE



CAD NOTE: PLACE TERMINATION RESISTORS CLOSER TO SoC




D-Note :- Ok to use 10K, 5%



SOC - MMC Interface

D-Note :-
This family of processor implements a soft PHY for eMMC interface. The pull required for D0, Clock and other eMMC interface control signals are recommended to be implemented externally.



D-Note :-
MMC0 interface is compliant with the JEDEC eMMC electrical standard v5.1 (JESD84-B51)

Cad Note :-
Place pull-down near to the attached device

R-Note :-
What is the reason we selected pull-down instead of pull-up for eMMC, SD card or other peripherals? Because there are cases where the clock is stopped or paused in a low logic state and the pull-down option is consistent with this logic state.


eMMC FLASH

D-Note :-
Add additional decaps as required Refer SK-AM62P-LP schematics

D-Note :-
For D7..D1 eMMC device is expected to have the pullups enabled by default. The eMMC host/phy disables the eMMC device pullups and enables SOC internal pullups. Provision for external pullups is optional or the pullups can be deleted

D-Note :-
Ok to use standard 47K or similar resistor for all the parallel pulls

D-Note :-
Ensure eMMC RSTn Reset input is enabled in the eMMC device (eMMC non-volatile configuration space) for the reset logic to be functional



D-Note :-
The GPIO reset option makes it possible for software to reset the attached device (eMMC or OSPI or SD card or OLDIO or EPHY) without resetting the entire processor if there is a case where the peripheral becomes unresponsive.

D-Note :-
You could eliminate the GPIO option and only use the reset output (Warm or cold), where software forces a warm reset if the peripheral becomes unresponsive. However, this will reset the entire device rather than trying to recover the specific peripheral without resetting the entire device.

eMMC FLASH RESET

D-Note :-
Add a series resistor to the GPIO input for isolation or testing Refer SK-AM62P-LP schematics

D-Note :-
Ok to use a standard 47K

D-Note :-
In case ANDING logic is not used and the processor Main Domain warm reset status output (RESETSTATz) is used to reset the attached device, ensure the IO voltage level of the attached device matches the RESETSTATz IO voltage level. A level translator is recommended to match the IO voltage level. A resistor divider could be used alternatively, provided optimum impedance value of the resistor divider is selected. If too high the rise/fall time of the eMMC reset input could be slow and introduce too much delay. If too low it will cause the AM62x to source too much steady-state current during normal operation.

D-Note :-
ANDING logic additionally performs level translation. Verify the Reset IO level compatibility before optimizing the reset ANDING logic. IO level mismatch could cause supply leakage and affect SOC operation

Designed for TI by Mistral Solutions Pvt Ltd



Title eMMC FLASH INTERFACE


Size	PROC114A1(001)	Rev	A1
Date:	Friday, June 28, 2024	Sheet	18 of 44

SD CARD INTERFACE

D-Note :-
 This power switch, along with the reset logic, and the host IO power supply circuit is required to support UHS-I SD Cards which begins communications using 3.3V signal levels and later change to 1.8V signal levels when changing to one of the faster data transfer speeds.
 Cycling power to the SD Card is the only way to put it back into 3.3V mode since SD Cards do not have a reset pin.
 The host IO power supply must power off/on and change voltage at the same time as the SD Card. These circuits and the software driver operating the signals sourcing these circuits ensure both devices are off, or on and operating at the same IO voltage at the same time.

SD CARD LOAD SWITCH RESET LOGIC

LOAD SWITCH



Cad Note :-
 Place near SD Card Connector



OSPI FLASH

R-Note :-
SOC IO buffers are off during power-up. A pullup is recommended near to the attached device, to hold the attached device IOs in a known state.
Use of Pullups are attached device dependent

D-Note :-
These 0R resistors are used for configuring QSPI and OSPI
This is optional during custom board design

D-Note :-
Connecting OSPI interface to multiple devices is not recommended or supported


SOC OSPI INTERFACE




OSPI FLASH RESET

D-Note :-
Add a series resistor to the GPIO input for isolation or testing
Refer SK-AM62P-LP schematics


D-Note :-
ANDing logic additionally performs level translation. Verify the Reset IO level compatibility before optimizing the reset ANDing logic. IO level mismatch could cause supply leakage and affect SOC operation




BOARD ID EEPROM



DIGITAL TEMPERATURE SENSORS



CAD NOTE: PLACE TEMP SENSOR CLOSE TO SoC



CAD NOTE: PLACE TEMP SENSOR CLOSE TO DDR4



Designed for TI by Mistral Solutions Pvt Ltd







Title BOARD ID EEPROM & TEMPERATURE SENSORS

Size	PROC114A1(001)	Rev	A1
Date:	Friday, June 28, 2024	Sheet	21 of 44


D-Note :-
The caps and values used are as per
the EPHY data sheet recommendations.

CPSW3G RGMII 1 - ETHERNET PHY



D-Note :-
Verify the power sequence
requirements for Two-Supply
Configuration and Three-Supply
Configuration


R-Note :-
Ferrite is DNI



D-Note :-
Refer EPHY EVM for JTAG
connection








R-Note :-
Pullup is enabled for GPIO input
RESETSTATz series resistor is DNI



D-Note :-
Add a isolation resistor to the GPIO
input for isolation or testing
Refer SK-AM62P-LP schematics

D-Note :-
Anding logic could be optimized to 2 input AND gate
Use RESETSTATz and the SoC IO as inputs

D-Note :-
ANDing logic additionally performs
level translation
Verify the Reset IO level
compatibility before optimizing the
reset ANDing logic.
IO level mismatch could cause supply
leakage and affect SOC operation




RJ45 CONNECTOR WITH INTEGRATED MAGNETICS

Silk: CPSW PHY-1

PHY ADDRESS = 00000
Auto-negotiation Enabled
10/100/1000 advertised, Auto-MDI-X
Tx Clock Skew = 2ns
Rx Clock Skew = 2ns

D-Note :-
The caps and values used are as per
the EPHY data sheet recommendations.


CPSW3G RGMII 2 - ETHERNET PHY




D-Note :-
Verify the power sequence
requirements for Two-Supply
Configuration and Three-Supply
Configuration

R-Note :-
Ferrite is DNI

RJ45 CONNECTOR WITH INTEGRATED MAGNETICS




D-Note :-
Provision for Series
resistor based on EPHY for
RX signals near to EPHY




R-Note :-
Pullup is enabled for GPIO input
RESETSTATz series resistor is DNI

D-Note :-
Add a isolation resistor to the GPIO
input for isolation or testing
Refer SK-AM62P-LP schematics



D-Note :-
ANDing logic could be optimized to 2 input AND gate
Use RESETSTATz and the SoC IO as inputs

D-Note :-
ANDing logic additionally performs
level translation
Verify the Reset IO level
compatibility before optimizing the
reset ANDing logic.
IO level mismatch could cause supply
leakage and affect SOC operation



PHY ADDRESS = 00001
Auto-negotiation Enabled
10/100/1000 advertised, Auto-MDI-X
Tx Clock Skew = 2ns
Rx Clock Skew = 2ns

Designed for TI by Mistral Solutions Pvt Ltd



Title: CPSW RGMII 2 ETHERNET PHY

Size: PROC114A1(001)

Date: Friday, June 28, 2024

Rev: A1


Sheet: 23 of 44

SOC MAC INTERFACE


D-Note :-
Add series resistors 22 R on the Ethernet interface TX (TDx) signals near to the SoC



CLOCK BUFFER FOR SOC AND ETHERNET PHYs



LED DRIVER



Designed for TI by Mistral Solutions Pvt Ltd




Title: ETHERNET PHY CLOCK BUFFER & LED DRIVER


Size	PROC114A1(001)	Rev	A1
Date:	Friday, June 28, 2024	Sheet	24 of 44

40-PIN TEST AUTOMATION HEADER

I2C BUS BUFFER



D-Note :-
Refer SK-AM62P-LP for the latest updates




D-Note :-
Processor IOs connected to TEST AUTOMATION CONNECTOR are not fail-safe. No external input shall be applied when Starter Kit/EVM is not powered-up.

CON_FLEX_40X1_FH12A-40S-0.5SH
Silk: AUTOMATION HDR

TEST AUTOMATION BOARD POWER

VinMin = 4.75V
 VinMax = 24V
 Vout = 3.3V @ 0.5A



TEST AUTOMATION GPIO MAPPING

SIGNAL NAME	DESCRIPTION	Direction WRT CTRL	Internal/ External PU/PD states
TEST_POWERDOWN	Used to Power down the EVM	OUTPUT	External Pullup
TEST_PORZn	Used to Reset the SoC PORz	OUTPUT	External Pullup
TEST_WARMRESETn	Used to Reset the SoC Warmreset	OUTPUT	External Pullup
TEST_GPIO1	Used to Generate the interrupt on SoC_GPIO1_23 Pin	OUTPUT	External Pullup
TEST_GPIO2	Connected to IO Expander to Communicate with SOC	OUTPUT	External Pullup
TEST_GPIO3	Used to Enable the BOOTMODE Buffer	OUTPUT	External Pullup
TEST_GPIO4	Used to Reset the Bootmode I2C IO Expander	OUTPUT	External Pullup

Designed for TI by Mistral Solutions Pvt Ltd



Title TEST AUTOMATION


Size PROC114A1(001)

Date: Friday, June 28, 2024



Rev A1

Sheet 25 of 44

BOOTMODE IO EXPANDER




BOOT MODE BUFFERS




BOOTMODE CONFIGURATION RESISTORS AND BOOTMODE SWITCHES

D-Note :-
VCC3V3 XDS TA supply is used for test automation. Connect SoC_DVDD3V3 in the custom board design when buffers are not used



D-Note :-
it is not recommended to leave any of the the bootmode pin open including reserved pins

SWITCH ON = LOGIC 1
SWITCH OFF = LOGIC 0



D-Note :-
When DIP switches are used, reduce the resistor values used for the divider to 47K and 470R maintaining the ratio

D-Note :-
Dip switch is optional and used on the SK for ease of configuration
A pullup or pulldown resistor can be used to set the BOOTMODE configuration
Provide provision for Pullup and Pulldown resistors for the bootmode pins that have configuration capability

BOOT MODES SUPPORTED

1. OSPI
2. MMC1 - SD CARD
3. UART
4. eMMC
5. BACKUP BOOT OPTION

Designed for TI by Mistral Solutions Pvt Ltd




Title BOOT MODE BUFFER & SWITCHES


Size	PROC114A1(001)	Rev	A1
Date:	Friday, June 28, 2024	Sheet	26 of 44

XDS110 DEBUGGER


D-Note :-
Please follow SK-AM62P-LP EVM implementations
for latest updates on XDS110




I2C_TA BUS BUFFER



BOOTMODE_I2C_TA BUFFER




ISOLATION BUFFERS FOR TA SIGNALS



D-Note :-
Refer SK-AM62P-LP for the latest implementation

Pull ups(R567, R587, R517, R568, R585, R586 & R566) to VCC3V3_TA are present



Designed for TI by Mistral Solutions Pvt Ltd





Title AUTOMATION SIGNALS BUFFER

Size	PROC114A1(001)	Rev	A1
Date:	Friday, June 28, 2024	Sheet	28 of 44


JTAG SOC SECTION

D-Note :-
Refer SK-AM62P-LP for the latest implementation




cTI20 JTAG BUFFERS

D-Note :-
Place pulls on the JTAG signals near to the SoC
Refer SoC data sheet pin connectivity section







BUFFER XDS110



XDS110_DIR = H: A -> B
XDS110_DIR = L: B -> A
OE = H: output = Hi-Z

CAD NOTE: Buffers U88 and U96 need to be placed closer to the cTI-20pin connector J17 to reduce Stub length of the JTAG signals.




Designed for TI by Mistral Solutions Pvt Ltd



Title JTAG BUFFER

Size	PROC114A1(001)	Rev	A1
Date:	Friday, June 28, 2024	Sheet	29 of 44

JTAG 20 PIN cTI CONNECTOR




D-Note :-
TRSTn is the reset to the JTAG logic. For normal operation, this is pulled low, and thus the JTAG remains in reset as it is not being used. When a JTAG pod is connected, the pod will eventually drive this signal high to release the JTAG logic from reset and enable a JTAG connection.

Silk: cTI

D-Note :-
Add an external ESD protection to provide system level ESD protection when external connector is used for debug
Add Test points and ESD protection when JATG connector is not used

JTAG CLOCK BUFFER



Designed for TI by Mistral Solutions Pvt Ltd



Title JTAG 20 PIN cTI CONNECTOR

Size C PROC114A1(001)

Rev A1





Date: Friday, June 28, 2024

Sheet 30 of 44





FT4232 UART

D-Note :-
Follow SK-AM62P-LP for latest
FT4232 implementations


Silk: UART



R-Note :-
Verify the implementation
with the device manufacturer



SOC WKUP DOMAIN



D-Note :-
A pullup is recommended for Open-drain output type I2C interfaces irrespective of the IO configuration. Refer pin connectivity table of SOC data sheet

D-Note :-
Open-drain output type buffer I2C interfaces have slow rate requirement when pulled to 3.3 V. An RC is recommended for slow rate control. Refer SK-AM62P-LP schematics

D-Note :-
The only LFOSC0 register bits that should be changed by the customer are BP_C, PD_C, and CTRLMMR_WKUP_LFXOSC_TRIM[18:16], where PD_C is reset (0) to enable the oscillator and the BP_C bit is only set (1) to place the oscillator in bypass mode when using an LVCMOS clock source. The CTRLMMR_WKUP_LFXOSC_TRIM[18:16] bits are set based on the actual capacitance load applied to the crystal, as defined by the Load Capacitance Equation. The load capacitance range of the crystal will be half of the recommended capacitor value range since there are connected in series with the crystals resonate circuit.

D-Note :-
Shorting of bootmode inputs (IOs) is not recommended or allowed since the IOs have alternate functions that could be configured after boot. Shorting the bootmode pins directly to VCC or ground directly is not recommended. Connect each of the bootmode pins through separate resistor. Choose the bootmode resistor value based on the use case (10K or similar)

D-Note :-
Refer SoC data sheet for the recommended circuit configuration during initial prototype and the final version


D-Note :-
Reduce the series resistor value when buffer is not used to 0R. These resistors are used to isolate the alternate function during testing

D-Note :-
WKUP_CLKOUT0 is a buffered output of the high frequency oscillator (HFOSC0) available during power-up as default.


D-Note :-
SOC IO buffers used for GPMC interface signals are disabled during reset. The required pulls for the interfaced signals are provided on the GPMC interface card

SOC GPMC INTERFACE


D-Note :-
Add a series resistor 0R when used as GPMC_CLK



BOOTMODE PINS




PRU HEADER



D-Note :-
Processor IOs connected to PRU Header are not fail-safe. No external input shall be driven when Starter Kit is not powered-up.

LOAD SWITCH FOR PRU HEADER




Designed for TI by Mistral Solutions Pvt Ltd



Title		PRU HEADER	
Size	PROC114A1(001)	Rev	A1
Date:	Friday, June 28, 2024	Sheet	32 of 44



USER EXPANSION CONNECTOR




User Note :-
These supplies are off by default
The supplies are controlled by the below load switches and needs to be enabled

D-Note :-
Processor I/Os connected to USER EXPANSION CONNECTOR are not fail-safe.
No external input shall be applied when Starter Kit is not powered-up.


Note: Expansion boards should take care of the null modem connectivity for the UART signals (cross-over of Rx and Tx)




LOAD SWITCHES FOR USER EXPANSION CONNECTOR



I2C SWITCH FOR SoC_I2C2



R-Note :-
All the I2C outputs are disabled by default



R-Note :-

AM62x Starter Kit shall not be powered through the 5V0 or 3V3 pins on the 40-pin User Expansion Connector.

User Expansion Connector I/O are not fail-safe and shall not be driven when AM62x Starter Kit is not powered.

5V supply of User Expansion Connector is limited to sourcing 155mA max.

3V3 supply of User Expansion Connector is limited to sourcing 500mA max.

Designed for TI by Mistral Solutions Pvt Ltd



Title USER EXPANSION CONNECTOR

Size	PROC114A1(001)	Rev	A1
Date:	Friday, June 28, 2024	Sheet	33 of 44

D-Note :-
A pullup is recommended for Open-drain output type I2C interfaces irrespective of the IO configuration. Refer pin connectivity table of SOC data sheet

D-Note :-
Open-drain output type buffer I2C interfaces have slow rate requirement when pulled to 3.3 V. An RC is recommended for slow rate control. Refer SK-AM62P-LP schematics

D-Note :-
Add a series resistor 22R to the SPI0 clock output near to the SoC

D-Note :-
No HFOSC0 registers are required to be changed. These registers should remain in their default state. Select the appropriate crystal circuit components that are compliant to the values defined in the MCU_OSC0 Crystal Circuit Requirements table. Read the Load Capacitance and Shunt Capacitance sections to select the appropriate crystal circuit components.

D-Note :-
Refer Applications, Implementation, and Layout section of the data sheet for clock routing guidelines as below:
Clock Routing Guidelines
Oscillator Routing


D-Note :-
MCU_OSC0 has been validated only with a 25 MHz clock source, so that is the only frequency supported. The datasheet shows MCU_OSC0 not starting until after the core voltage because there are some cases where the oscillator may not start until VDD_CORE is valid. In most cases it will start as early as VDDSHV_OSC0, but this may not always be the case. This diagram in the datasheet is showing the maximum start-up time, which must include the case where the delay is based on VDD_CORE being valid.

R-Note :-
XO should be grounded when external oscillator is used
Refer SOC data sheet


D-Note :-
Connect the 25 MHz crystal directly to the SOC Xi and Xo pins (No Series or parallel resistors are recommended). The internal oscillator implements AGC (Automatic Gain Control) for amplitude control. Match the SOC and the EPHY crystal specs

D-Note :-
SOC IO buffers are off during reset. A pull is recommended near to the attached device that is being driven by the SOC IO

SOC - MCU DOMAIN




SOC-MCU HEADER




D-Note :-
Any SoC IO that has a trace connected but not being driven actively needs a parallel pull

D-Note :-
Processor IOs connected to MCU expansion CONNECTOR are not fail-safe. No external input shall be applied when Starter Kit/EVM is not powered-up.

SOC - MCU_UART0 MUX



OEn	SEL	INPUT/OUTPUT An	
L	L (DEFAULT)	An=nB1	SOC - FT4232
L	H	An=nB2	SOC - MCU HEADER



Designed for TI by Mistral Solutions Pvt Ltd



Title MCU HEADER




Size PROC114A1(001)

Date: Friday, June 28, 2024


Sheet 34 of 44

Rev A1


USB0 TYPE-C DRP



USB1 TYPE-A



U12D	
USB0	
USB0_DP	AD11
USB0_DM	AE11
PwrGrp: VDDA_1P8_USB, VDDA_3P3_USB	
USB1	
USB1_DP	AE9
USB1_DM	AD10
PwrGrp: VDDA_1P8_USB, VDDA_3P3_USB	
GENERAL	
PwrGrp: VDDSHV0	
USB0_DRVVBUS	C20
USB1_DRVVBUS	F18




D-Note :-
DNI USBx DRVVBUS pullup and pulldown to implement wakeup from deep sleep. For Normal USB operation, there is an internal pulldown enabled during SOC reset


D-Note :-
Provide provision to bypass the CMC using 0R resistor for performance testing

D-Note :-
VBUS connection is optional for Host configuration

D-Note :-
Refer USB VBUS Design Guidelines section of SoC data sheet



D-Note :-
Refer USB VBUS Design Guidelines section of SoC data sheet







Designed for TI by Mistral Solutions Pvt Ltd





Title		USB1 TYPE-A	
Size	PROC114A1(001)	Rev	A1
Date:	Friday, June 28, 2024	Sheet	36 of 44

OLDI DISPLAY INTERFACE



SoC UART1 FET SWITCH & BUFFER





OEn	SEL	INPUT/OUTPUT An	
L	H (DEFAULT)	An=nB2	FT4232
L	L	An=nB1	User EXPANSION CONNECTOR


DIR=H : A ->B
DIR=L : B ->A

CSI INTERFACE

CSI CAMERA HEADER



USER TEST LEDS



Designed for TI by Mistral Solutions Pvt Ltd



Title CSI INTERFACE & USER TEST LEDS


Size PROC114A1(001)
C

Rev A1


Date: Friday, June 28, 2024

Sheet 38 of 44

IO EXPANDER





MCASP1 FET SWITCH & BUFFER




OEn	SEL	INPUT/OUTPUT	
		An=nB2	An
L	H (DEFAULT)	An=nB2	MCASP1 - CODEC
L	L	An=nB1	MCASP1 - HDMI

AUDIO CODEC




AUDIO CODEC RESET

D-Note :-
Add a series resistor to the GPIO input for isolation or testing
Refer SK-AM62P-LP schematics



CODEC I2C ADDRESS SELECTION

MFP0	MFP1	Device Address
0	0	0x18
0	1	0x19
1	0	0x1A
1	1	0x1B











Designed for TI by Mistral Solutions Pvt Ltd



Title		AUDIO CODEC	
Size	PROC114A1(001)	Rev	A1
Date:	Friday, June 28, 2024	Sheet	40 of 44





HDMI INTERFACE





D-Note :-
Provision for a pulldown. Populate when attached device is connected. Refer SOC data sheet pin connectivity requirements

SOC - RESET




D-Note :-
It is recommended to connect the output from logic gate or discrete buffer (with fast rise time) as MCU_PORz input rather than slow rising open drain output (could glitch internally).


D-Note :-
A delay circuit recommended in the below section of the data sheet may be required when crystal is used as clock source
MCU_PORz Timing Requirements

EXTERNAL RESET INPUT AND SCHMITT TRIGGER TRIGGER DEBOUNCE LOGIC



MCU WARM RESET





DEBOUNCE CIRCUIT



SOC WARM RESET



USER INTERRUPT



Designed for TI by Mistral Solutions Pvt Ltd



Title RESET

Size PROC114A1(001)

Date: Friday, June 28, 2024

Rev A1

Sheet 43 of 44

MOUNTING HARDWARE


ASSEMBLY NOTES

1. All MSL components should be baked as per JEDEC standard.
2. PCB should be baked at 120 degree for 8 hours.
3. Board assembly must comply with workmanship standards. IPC-A-610 Class 2, unless otherwise specified.
4. These assemblies are ESD sensitive, ESD precautions shall be observed.
5. These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
6. Provide serial numbers to the assembled boards for identification.
7. The assembled board are wrapped in ESD Covers(individual) and packed securely before shipment.

BARE PCB



LOGOS



LABELS

Board Serial No.



Assembly Revision



STANDOFF,SCREW & WASHER FOR PCIe M.2

ACC1



9774015243R

MH1




FLAT WASHER_M2
3356

MH2



PAN HEAD_M2 X 5
MPMS 002 0005 PH

FIDUCIALS



ORDERABLE PART NO



Orderable Part Number	
Variant	Label Text
001	SK-AM62
002	SK-AM62B

R-Note :-
Refer STRAP CONFIGURATION OF ETHERNET
PHYS page from SK-AM64B schematics

Designed for TI by Mistral Solutions Pvt Ltd



Title: HARDWARE SCHEMATICS

Size: PROC114A1(001)
C

Rev: A1

Date: Friday, June 28, 2024

Sheet 44 of 44