

AM625 SIP STARTER KIT EVM

TABLE OF CONTENTS

Revision Number

PAGE	CONTENTS
01	TABLE OF CONTENTS
02	REVISION HISTORY
03	BLOCK DIAGRAM FOR SK-AM62-SIP
04	BLOCK DIAGRAM XDS110 DEBUGGER
05	POWER ARCHITECTURE BLOCK DIAGRAM
06	POWER-UP AND POWER-DOWN SEQUENCE
07	I2C TREE
08	GPIO MAPPING TABLE
09	USB TYPE-C PD CONTROLLER AND POWER SUPPLY
10	PERIPHERAL POWER SUPPLIES - 1
11	PERIPHERAL POWER SUPPLIES - 2
12	SOC POWER SUPPLIES
13	SOC SUPPLY RAILS CURRENT MONITORING
14	SOC SUPPLY RAILS AND POWER SUPPLIES
15	CAPS FOR SOC POWER SUPPLIES AND SOC GROUND VSS
16	SOC DDRSS AND DDR4 MEMORY DEVICE INTERFACE
17	M.2 INTERFACE AND CONNECTOR
18	SOC MMC0..2 INTERFACE AND eMMC FLASH + RESET
19	SD CARD - LOAD SWITCH, LOAD SWITCH RESET LOGIC AND DATA INTERFACE
20	SOC OSPI/QSPI INTERFACE AND OSPI FLASH
21	BOARD ID EEPROM & DIGITAL TEMPERATURE SENSORS
22	CPSW3G RGMII_1 ETHERNET PHY

PAGE	CONTENTS
23	CPSW3G RGMII_2 ETHERNET PHY
24	SOC MAC INTERFACE, SOC AND ETHERNET PHY CLOCK BUFFER, LED DRIVER
25	TEST AUTOMATION
26	BOOT MODE CONFIGURATION BUFFERS, RESISTOR DIVIDERS AND DIP SWITCHES
27	XDS110 DEBUGGER
28	AUTOMATION SIGNALS BUFFER
29	SOC JTAG INTERFACE AND JTAG BUFFERs
30	JTAG 20 PIN cTI CONNECTOR AND BUFFERS
31	FT4232 UART TO USB BRIDGE
32	SOC LFOSC0 AND SOC BOOTMODE INPUT PINS, PRU HEADER
33	USER EXPANSION CONNECTOR
34	SOC-MCU DOMAIN IO, OSC0 AND SOC-MCU IO HEADER
35	USB0 TYPE-C DRP
36	SOC USB INTERFACE, USB1 TYPE A CONNECTOR, VBUS DIVIDER AND POWER SWITCH
37	SOC OLDI INTERFACE, LCD CONNECTOR AND SOC UART1 FET SWITCH & BUFFER
38	SOC CSI INTERFACE AND CAMERA CONNECTOR
39	IO EXPANDER
40	AUDIO CODEC
41	SOC DPI INTERFACE, DPI TO HDMI TRANSMITTER INTERFACE
42	SOC RESET AND IOs AND EXTERNAL LVCMOS CLOCK (OSCILLATOR)
43	SOC PUSH BUTTON RESET INPUTS WITH DEBOUNCE LOGIC FOR RC RESET
44	ASSEMBLY NOTES AND MOUNTING HARDWARE

REV	E1
VER	0.04

D-Note:-

SK/EVM is a device evaluation board or platform. The SK/EVM is not a reference design. In some cases the EVM implementation may deviate from the optimum solution to provide a better customer experience or provide flexibility for customers to be able to validate the SOC functionality. TI expects and recommends customers to carefully review and follow all requirements defined in the datasheet, silicon errata, and TRM when designing their custom board. The information found in the datasheet should always take precedence over the SK/EVM implementation.

R-Note:-

- * Verify the DNI components configuration with respect to the EVMschematics (Use PDF) after completion of board design before board assembly.
- * A standard 5% tolerance resistor can be used for most of the series and parallel pull resistor.
- * Be sure to read through all the D-Notes (Design notes), R-Notes (Review notes) and CAD notes during board design and before start of board build. (Refer FAQs listed for additional details)

KEY LINKS TO COLLATERALS

Hardware Design Guide : https://www.ti.com/lit/an/sprad05b/sprad05b.pdf
Schematic Design and Review Checklist : https://www.ti.com/lit/an/sprad21d/sprad21d.pdf
PMIC Power Solutions application note : https://www.ti.com/lit/an/slvaftp8/slvaftp8.pdf
EVM/SKs (Starter Kits) for reference : SK-AM62B, SK-AM62B-P1, SK-AM62-LP, SK-AM62-SIP, SK-AM62A-LP, SK-AM62P-LP

REVISION HISTORY

VER #	DATE	DESCRIPTION OF CHANGES	AUTHOR	REVIEWED BY	APPROVED BY
0.01	20 APR 2023	Changed the HDMI external swing resistance to 7.5K. Added Standoff,Screw & Washer for M.2 connector. DNI'd R650 on SoC_USB1_DRVVBUS	Mistral Design Team		
0.02	16 MAY 2023	Test Automation Board power section populated and DNI'd the R738 resistor.	Mistral Design Team		
0.03	24 June 2024	SoC Symbol part# XAM6254ATLHJAMK Structured and rotated R148 sense resistor for footprint compatibility	Mistral Design Team		
0.04	28 June 2024	<p>Updated SoC Part Number, Enabled Voltage ratings for all the capacitors and added Design Review notes</p> <p>Moved to DNI : C5,Y4,C303,C305.</p> <p>Moved to Mount : R319,R309,R318,R310,R306,R307,R308,R303,R538,R572.</p> <p>C86 - 1uF changed to 2.2uF ; C60 - 4.7uF changed to 1uF ; C46 - 0.1uF changed to 4.7uF ; C47 - 1uF changed to 0.1uF ; C75,C79 - 9pF changed to 18pF ; C391,C193,C14 - 2.2uF changed to 1uF ; C387,C194,C12 - 1uF changed to 0.1uF.</p> <p>Bootmode DIP switch Pulldown Resistors - 100K_1% changed to Std 100K; R12,R333,R398 - 49.9K_1% changed to Std 10K; R393 - 10K_1% changed to Std 10K; R89,R353,R354,R301,R302 - 22E_1% changed to 0E; R56 - 0E changed to Std 22E; R152,R649 - 3.4K_1% changed to 3.48K_1%; R723 - 2.2K changed to Std 10K.</p>	Mistral Design Team		

LINKS TO KEY FAQs

<https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1297185/faq-am625sip-custom-board-hardware-design-collaterals-to-get-started>

<https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1285107/faq-am64x-am62x-am62ax-am62px-custom-board-hardware-design-collaterals-for-reference-during-schematic-design-and-schematics-review>

<https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1347063/faq-am625sip-custom-board-hardware-design-design-and-review-notes-for-reuse-of-sk-am62-sip-schematics>

<https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1280721/faq-am625-am623-am625sip-am625-q1-am620-q1-custom-board-hardware-design-faqs-related-to-processor-collaterals-functioning-peripherals-interface-and-starter-kit>

Designed for TI by Mistral Solutions Pvt Ltd




Title REVISION HISTORY

Size	PROC162E1	Rev	E1
C			
Date:	Friday, June 28, 2024	Sheet	2 of 44

BLOCK DIAGRAM AM62 SIP_SKEVM

Main Block Diagram



D-Note :-
 Pins (OBSCLK) B16 and T25 of the SoC are main domain Observation clock output for test and debug purposes only. Add a TP near to the SoC and provision to isolate the signal for testing whenever Possible Pin (MCU_OBSCLK) B8 of the SoC are MCU Domain Observation clock output for test and debug purposes only. Add a TP near to the SoC and provision to isolate the

D-Note
 Refer Device Comparison section of the processor data sheet for supported cores, peripherals and memory size

D-Note :-
 Drive strength configuration is currently not supported. The drive strength must remain in the default state since this is the only condition used during timing closure of the peripherals. The devices are set to maximum drive strength. Please reference to the IBIS model to find the drive strength of the IOs.

Designed for TI by Mistral Solutions Pvt Ltd



Title BLOCK DIAGRAM AM62x SKEVM


Size PROC162E1

Date: Friday, June 28, 2024 Sheet 3 of 44


Rev E1

BLOCK DIAGRAM_XDS110

D-Note :-
Reference the latest XDS SK diagram as a note







POWER ARCHITECTURE BLOCK DIAGRAM



Notes:
 1. VDD_CORE voltage can be 0.75V or 0.85V based on the value of Feedback resistor(Rfb).
 By Default Rfb = 41.2K will be mounted (VDD_CORE = 0.85V), it can be changed to 0.75V by changing the Rfb = 24.9K


POWER SEQUENCE



I2C TREE

R-Note :-
Add - Indicates
Address

AM6254ATLHJAMKR



R-Note
Refer below section
of the data sheet
Timing and Switching
Characteristics
I2C
Exceptions:

D-Note :-
For all emulated open-drain
output LVCMOS I2C interfaces.
(I2C0, I2C1, I2C2, I2C3) pullup
resistors are recommended.
Location of the pullup is not a
concern
It is recommended to connect
the pullups with the shortest
possible stub.

D-Note
For I2C interfaces with open-
drain output type buffer
(MCU_I2C0 and WKUP_I2C0), an
external pullup is recommended
irrespective of peripheral
usage and IO configuration.
Refer Pin Connectivity
Requirements section of SoC
data sheet

Designed for TI by Mistral Solutions Pvt Ltd





Title		I2C TREE	
Size	PROC162E1	Rev	E1
C			
Date:	Friday, June 28, 2024	Sheet	7 of 44




GPIO MAPPING TABLE

SL NO.	GPIO DESCRIPTION	GPIO NETNAME	Functionality	GPIO USED	SOC MUXED SIGNAL NAME	DIRECTION WITH RESPECT TO CONTROL	DEFAULT STATE	ACTIVE STATE	VOLTAGE DOMAIN ON SOC SIDE	VOLTAGE CONNECTED ON SKEVM
1	Enable for WLAN Interface	SoC_WLAN_EN_1V8	ENABLE	GPIO0_71	MMC2_SDCD	OUTPUT	LOW	HIGH	VDDSHV6	SoC_DVDD1V8
2	WLAN Interrupt	SoC_WLAN_IRQ_1V8	INTERRUPT	GPIO0_72	MMC2_SDWP	INPUT	HIGH	LOW	VDDSHV6	SoC_DVDD1V8
3	Enable for BT Interface	BT_EN_SOC_3V3	ENABLE	MCU_GPIO0_1	MCU_SPI0_CS0	OUTPUT	HIGH	LOW	VDDSHV_MCU	SoC_DVDD3V3
4	CPSW Ethernet PHY Interrupt	CPSW_RGMII_INTn/PRU_INTn	INTERRUPT	GPIO1_31	EXTINTn	INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
	PRU Connector Interrupt									
	PMIC_INTn									
5	OSPI Reset Control GPIO	GPIO_OSPI_RSTn	RESET	GPIO0_12	OSPI0_CSn1	OUTPUT	HIGH	LOW	VDDSHV1	SoC_DVDD1V8
6	OSPI Interrupt	OSPI_INTn	INTERRUPT	GPIO0_13	OSPI0_CSn2	INPUT	HIGH	LOW	VDDSHV1	SoC_DVDD1V8
7	SD Card IO Voltage Select	VSEL_SD	ENABLE	GPIO0_31	GPMCO_CLK	OUTPUT	LOW	HIGH	VDDSHV3	SoC_DVDD3V3
8	IO Expander Interrupt	MCU_GPIO0_15	INTERRUPT	MCU_GPIO0_15	MCU_MCAN1_TX	INPUT	HIGH	LOW	VDDSHV_CANUART	SoC_DVDD3V3
9	TEST GPIO1 from Test Automation Connector/ User Interrupt Push Button									
10	User Test LED 1	SOC_GPIO1_49	GPIO	GPIO1_49	MMC1_SDWP	OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
IO EXPANDER - 01										
1	CPSW Ethernet PHY-2 Reset Control GPIO	GPIO_CPSW2_RST	RESET	IO EXPANDER - P01		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
2	CPSW Ethernet PHY-1 Reset Control GPIO	GPIO_CPSW1_RST	RESET	IO EXPANDER - P01		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
3	PRU Board Detection	PRU_DETECT	DETECTION	IO EXPANDER - P02		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
4	SD Card Load Switch Enable	MMC1_SD_EN	ENABLE	IO EXPANDER - P03		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
5	SOC eFuse Voltage(VPP=1.8V) Regulator Enable	VPP_LDO_EN	ENABLE	IO EXPANDER - P04		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
6	EXP CONN 3.3V Power Switch Enable	EXP_PS_3V3_EN	ENABLE	IO EXPANDER - P05		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
7	EXP CONN 5V Power Switch Enable	EXP_PS_5V0_EN	ENABLE	IO EXPANDER - P06		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
8	EXP CONN HAT Board Detection	RPI_HAT_DETECT	DETECTION	IO EXPANDER - P07		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
9	M.2 Connector Alert	WLAN_ALERT_3V3	ALERT	IO EXPANDER - P10		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
10	M.2 Connector WAKEUP	BT_UART_WAKE_SOC_3V3	WAKEUP	IO EXPANDER - P11		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
11	SOC UART1 Mux Select	UART1_MUX_SEL	SELECT	IO EXPANDER - P12		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
12	Enable for Wilink Level Translators	WL_LT_EN	ENABLE	IO EXPANDER - P13		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
13	HDMI Transmitter Reset Control GPIO	GPIO_HDMI_RSTn	RESET	IO EXPANDER - P14		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
14	Raspberry Pi Camera CSIO GPIO1	CSI_GPIO1	INPUT/OUTPUT	IO EXPANDER - P15		NA	NA	NA	VDDSHV0	SoC_DVDD3V3
15	Raspberry Pi Camera CSIO GPIO2	CSI_GPIO2	INPUT/OUTPUT	IO EXPANDER - P16		NA	NA	NA	VDDSHV0	SoC_DVDD3V3
16	PRU Power Switch Enable	PRU_3V3_EN	ENABLE	IO EXPANDER - P17		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
17	HDMI Interrupt	HDMI_INTn	INTERRUPT	IO EXPANDER - P20		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
18	TEST GPIO2 from Test Automation Connector	TEST_GPIO2	GPIO for communications with AM62x	IO EXPANDER - P21		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
19	MCASP2 Enable and Direction Control	AUD_BUF_EN	ENABLE	IO EXPANDER - P22		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
20		WL_BUF_EN	ENABLE	IO EXPANDER - P23		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
21		AUD_BUF_CLK_DIR	DIRECTION CONTROL	IO EXPANDER - P24		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
22		WL_BUF_CLK_DIR	DIRECTION CONTROL	IO EXPANDER - P25		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
23	OLDI Display Touch Interrupt	TS_INT#	INTERRUPT	IO EXPANDER - P26		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
24	User Test LED 2	IO_EXP_TEST_LED	GPIO	IO EXPANDER - P27		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
IO EXPANDER - 02										
1	M.2 Connector SDIO Reset Control GPIO	WLAN_SDIO_RST_3V3	RESET	IO EXPANDER - P0		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
2	OLDI Display Reset control	GPIO_TS_RSTn	RESET	IO EXPANDER - P1		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
3	Audio Codec Reset Control GPIO	GPIO_AUD_RSTn	DETECTION	IO EXPANDER - P2		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
4	eMMC Reset control GPIO	GPIO_eMMC_RSTn	RESET	IO EXPANDER - P3		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3


USB TYPE-C PD CONTROLLER AND POWER SUPPLY



I2C Slave Address	Port1	Port2
I2C2 (Default)	0x38	0x3F
I2C1	0x20	0x24




PERIPHERAL POWER SUPPLIES - 1



Power Cycle control from Test Automation



GROUND TEST POINTS



Designed for TI by Mistral Solutions Pvt Ltd




Title PERIPHERAL POWER SUPPLY -1

Size		Rev
C	Variant Name = PROC162E1	E1
Date:	Friday, June 28, 2024	Sheet 10 of 44


PERIPHERAL POWER SUPPLIES - 2

VinMin = 4.5V
 VinMax = 24V
 Vout = 3.3V @ 6A


3.3V, 6.0 AMPS SUPPLY



2.5V, 1.0 AMPS SUPPLY




1.8V VPP, 0.5 AMPS SUPPLY




PERIPHERAL SUPPLY - ETHERNET PHY

1.0V, 0.5 AMP SUPPLY



1.2V, 0.5 AMP SUPPLY



Designed for TI by Mistral Solutions Pvt Ltd



Title PERIPHERAL POWER SUPPLY-2






Size PROC162E1

Date: Friday, June 28, 2024

Sheet 11 of 44

Rev E1

SOC POWER SUPPLY



Designed for TI by Mistral Solutions Pvt Ltd








Title: SOC POWER SUPPLY

Size	PROC162E1	Rev	E1
Date:	Friday, June 28, 2024	Sheet	12 of 44

CURRENT MONITORING DEVICES


D-Note :-
 Note the supply rail name change across the shunt when optimizing the design (Deleting the current sense resistor)



INA I2C SLAVE ADDRESS		
POWER SOURCE	SUPPLY NET	SLAVE ADDRESS (IN HEX)
VCC_CORE	VDD_CORE	40
VCC_3V3_SYS	SoC_DVDD3V3	4C
VCC_1V8	SoC_DVDD1V8	45
VDDA1V8	VDDA_1V8	4D
VCC1V1_DDR	VDD_DDR	47


SOC POWER

D-Note :-
 Recommend implementing the voltage monitoring functionality using VMON_VSYS for early detection of supply failure
 It is meant to be a power-fail indicator for the main input (higher) voltage rail that enters the PCB. For example, 5, 12, or 24 volts.
 The error associated with this monitor would require you to set the threshold significantly lower than the nominal to avoid false trigger
 Refer System Power Supply Monitor Design Guidelines section of the data sheet



D-Note :-
 VDD_CORE and VDDR_CORE are expected to be powered by the same source so they ramp together when VDD_CORE is operating at 0.85V

D-Note :-
 Note the Operating junction temperature range in the Recommended Operating Conditions section of the data sheet
<https://www.ti.com/lit/ds/symlink/am625sip.pdf>




D-Note :-
 Changing the core voltage is not allowed after the device has been released from reset. If you turn off the core supply, we expect you to turn off all power rails and ramp them down per the power-down sequence and wait until all supply rails decay below 300mV before turning on power again.

D-Note :-
 Connecting 1.8V supply source directly to VPP continuously is not allowed

D-Note :-
 Update the symbol R5VD pins - Do not connect


D-Note :-
 Refer pin connectivity table of the SOC data sheet for connecting the USB IO, analog and core supplies when USB interface is not used. It is acceptable to have the supplies connected and all the USB pins left unconnected provided the USB driver is not initialized any time and the USB calibration procedure does not happen. Grounding the USB supplies as per pin connectivity requirements when not used saves power when low power is a critical requirement.

D-Note :-
 Refer SK-AM62B to add ferrites for sensitive analog and clock supply rails




D-Note :-
 Select cap with less the 1 ohm ESR
 Ensure the PCB loop inductance is < 2.5 nH
 Select 0201 package or smallest possible package
 Refer SoC Data sheet


1.8V Analog SUPPLY



CORE SUPPLY



3.3V/1.8V MMC1 SUPPLY



D-Note :-
 Common SOC LVCMOS IO interface guidelines
 1. Most of the SOC IOs are not fail-safe. No input should be applied before supply ramps
 2. SOC LVCMOS IOs have slew rate requirements specified
 3. SOC IO buffers are off during Reset. A pull is required near to the attached device being driven by the SOC IO
 4. Any SOC IO that has a trace connected needs a parallel pull. When adding pull is not feasible, ensure the traces are paced away from noisy signals


D-Note :-
 A Trace connected to SOC is effectively an antenna that will pick up noise. A potential will be generated on the signal when noise couples into the antenna. This potential will be largest on the highest impedance end of the signal. By placing a pull-up or pull-down near the SoC pin, we force the highest potential to the open-circuit end of the signal rather than the SoC end of the signal.

Designed for TI by Mistral Solutions Pvt Ltd




Title		SOC POWER	
Size	PROC162E1	Rev	E1
Date:	Friday, June 28, 2024	Sheet	14 of 44


SOC POWER DECAPS





Cad Note :-
Place 0.1 uF caps near to SoC pins





Cad Note :-
Place 0.1 uF caps near to SoC pins




Cad Note :-
Place 0.1 uF caps near to SoC pins




Cad Note :-
Place 0.1 uF caps near to SoC pins



Cad Note :-
Place 0.1 uF caps near to SoC pins



SOC VSS




Designed for TI by Mistral Solutions Pvt Ltd



Title: SOC POWER CAPS & SOC VSS

Size		Rev
C	PROC162E1	
Date:	Friday, June 28, 2024	Sheet 15 of 44

SOC LPDDR4 POWER SUPPLY




R-Note :-
Pulldown is populated


D-Note :-
Delete DGND net
Connect DDR_Zq to VDD_DDR

D-Note :-
The current version of PCB file has Zq connected to ground and the SKs have been modified to connect to 1.1V. This update is required to be taken care during board design when reusing SK PCB files.

SOC INTERNAL LPDDR4 SUPPLY DECAPS



Place one 0.1uF cap near each Pin



Place one 0.1uF cap near each Pin

Designed for TI by Mistral Solutions Pvt Ltd



Title: DDR POWER


Size: PROC162E1

Date: Friday, June 28, 2024




Rev: E1

Sheet 16 of 44

M.2 INTERFACE



CAD NOTE: PLACE TERMINATION RESISTORS CLOSER TO SoC



Designed for TI by Mistral Solutions Pvt Ltd




Title: WL1837 MODULE

Size	PROC162E1	Rev	E1
C			

Date: Friday, June 28, 2024 Sheet 17 of 44

SOC - MMC Interface

D-Note :-
Series resistor provision
helps improve signal integrity



D-Note :-
MMC0 interface is
compliant with the JEDEC
eMMC electrical standard
v5.1 (JESD84-B51)

R-Note :-
What is the reason we selected pulldown
instead of pullup for EMMC, SD card or
other peripherals?
Because there are cases where the clock
is stopped or paused in a low logic
state and the pull-down option is
consistent with this logic state.

D-Note :-
The GPIO reset option makes it possible for
software to reset the attached device (eMMC or OSPI
or SD card or OLDIO or EPHY) without resetting the
entire processor if there is a case where the
peripheral becomes unresponsive.

D-Note :-
You could eliminate the GPIO option and only use the
reset output (Warm or cold), where software forces a
warm reset if the peripheral becomes unresponsive.
However, this will reset the entire device rather than
trying to recover the specific peripheral without
resetting the entire device.


D-Note :-
This family of processor implements a
soft PHY for eMMC interface.
The pull required for D0, Clock and
other eMMC interface control signals
are recommended to be implemented
externally.

eMMC FLASH

D-Note :-
Add additional decaps as required
Refer SK-AM62P-LP schematics

D-Note :-
For D7..D1 eMMC device is expected
to have the pullups enabled by
default. The eMMC host/phy disables
the eMMC device pullups and enables
SOC internal pullups. Provision for
external pullups is optional or the
pullups can be deleted

D-Note :-
Ok to use standard 47K or
similar resistor for all
the parallel pulls




D-Note :-
Ensure eMMC RSTn Reset input is
enabled in the eMMC device (eMMC
non-volatile configuration space)
for the reset logic to be functional

eMMC FLASH RESET

D-Note :-
Add a series resistor to the
GPIO input for isolation or
testing
Refer SK-AM62P-LP schematics

D-Note :-
Ok to use a
standard 47K




D-Note :-
In case ANDing logic is not used and the
processor Main Domain warm reset status
output (RESETSTATz) is used to reset the
attached device, ensure the IO voltage
level of the attached device matches the
RESETSTATz IO voltage level. A level
translator is recommended to match the IO
voltage level.
A resistor divider could be used
alternatively, provided optimum impedance
value of the resistor divider is selected.
If too high the rise/fall time of the eMMC
reset input could be slow and introduce
too much delay. If too low it will cause
the AM62x to source too much steady-state
current during normal operation.

SD CARD INTERFACE

D-Note :-
 This power switch, along with the reset logic, and the host IO power supply circuit is required to support UHS-I SD Cards which begins communications using 3.3V signal levels and later change to 1.8V signal levels when changing to one of the faster data transfer speeds. Cycling power to the SD Card is the only way to put it back into 3.3V mode since SD Cards do not have a reset pin. The host IO power supply must power off/on and change voltage at the same time as the SD Card. These circuits and the software driver operating the signals sourcing these circuits ensure both devices are off, or on and operating at the same IO voltage at the same time.

SD CARD LOAD SWITCH RESET LOGIC

LOAD SWITCH



D-Note :-
 Add a series resistor to the GPIO input for isolation or testing Refer SK-AM62P-LP schematics

D-Note :-
 Anding logic could be optimized to 2 input AND gate Use RESETSTATz and the SoC IO as inputs

D-Note :-
 CT - Add a 220 pF or higher cap for SD card supply slew rate control

D-Note :-
 Ensure internal pullups are not configured when 10K external pullups are used. As a good design practice, a 47K pullup is recommended to ensure the pullup value is within the SD card specification, when internal pulls are enabled unexpectedly. This way the resulting pull resistance will still be within the specified.

R-Note :-
 MMC1_CLK pullup is a DNI

D-Note :-
 For UHS-I operation, the pullups are recommended to be connected to the 3.3V/1.8V switched LDO output

D-Note :-
 Add a filter cap to the supply pin

Cad Note :-
 Place near SD Card Connector

Designed for TI by Mistral Solutions Pvt Ltd



Title		SD CARD INTERFACE	
Size	PROC162E1	Rev	E1
C		Date:	Friday, June 28, 2024
Sheet	19	of	44


OSPI FLASH

R-Note :-
SOC IO buffers are off during power-up. A pullup is recommended near to the attached device, to hold the attached device IOs in a known state.
Use of Pullups are attached device dependent

D-Note :-
These 0R resistors are used for configuring QSPI and OSPI
This is optional during custom board design


D-Note :-
Connecting OSPI interface to multiple devices is not recommended or supported

SOC OSPI INTERFACE




OSPI FLASH RESET

D-Note :-
Add a series resistor to the GPIO input for isolation or testing. Refer SK-AM62P-LP schematics




D-Note :-
ANDing logic additionally performs level translation. Verify the Reset IO level compatibility before optimizing the reset ANDing logic. IO level mismatch could cause supply leakage and affect SOC operation

BOARD ID EEPROM



DIGITAL TEMPERATURE SENSOR



CAD NOTE: PLACE TEMP SENSOR CLOSE TO SoC



Designed for TI by Mistral Solutions Pvt Ltd






Title BOARD ID EEPROM & TEMPERATURE SENSORS

Size	PROC162E1	Rev	E1
C			
Date:	Friday, June 28, 2024	Sheet	21 of 44

D-Note :-
The caps and values used are as per
the EPHY data sheet recommendations.


CPSW3G RGMII 1 - ETHERNET PHY



D-Note :-
Refer to DP83867ERGZ-R-EVM when
using LAN Discrete Transformer
Module and RJ45 connector


D-Note :-
Provide provision for
Series resistor
based on EPHY for RX
signals near to EPHY

D-Note :-
XI clock Input amplitude allowed is
1.8V irrespective of the IO supply
Use a CAP DIVIDER when the clock
amplified is 3.3V




R-Note :-
Pullup is enabled for GPIO input
RESETSTATz series resistor is DNI

D-Note :-
Add a isolation resistor to the GPIO
input for isolation or testing
Refer SK-AM62P-LP schematics



D-Note :-
Anding logic could be
optimized to 2 input
AND gate
Use RESETSTATz and
the SoC IO as inputs

D-Note :-
Anding logic additionally performs level
translation. Verify the Reset IO level
compatibility before optimizing the reset ANDing
logic. IO level mismatch could cause supply
leakage and affect SOC operation




PHY ADDRESS = 00000
Auto-negotiation Enabled
10/100/1000 advertised, Auto-MDI-X
Tx Clock Skew = 2ns
Rx Clock Skew = 2ns




D-Note :-
Verify the power sequence
requirements for Two-Supply
Configuration and
Three-Supply Configuration

R-Note :-
Ferrite is DNI

RJ45 CONNECTOR WITH INTEGRATED MAGNETICS



Silk: CPSW PHY-1



Designed for TI by Mistral Solutions Pvt Ltd



Title CPSW RGMII_1 ETHERNET PHY

Size PROC162E1


Rev E1

Date: Friday, June 28, 2024

Sheet 22 of 44

D-Note :-
The caps and values used are as per the EPHY data sheet recommendations.

CPSW3G RGMII 2 - ETHERNET PHY




D-Note :-
Refer to DP83867ERGZ-R-EVM when using LAN Discrete Transformer Module and RJ45 connector

D-Note :-
Provision for Series resistor based on EPHY for RX signals near to EPHY

D-Note :-
Verify the power sequence requirements for Two-Supply Configuration and Three-Supply Configuration

R-Note :-
Ferrite is DNI

RJ45 CONNECTOR WITH INTEGRATED MAGNETICS







Silk: CPSW PHY-2

R-Note :-
Pullup is enabled for GPIO input RESETSTATz series resistor is DNI

D-Note :-
Add a isolation resistor to the GPIO input for isolation or testing Refer SK-AM62P-LP schematics

D-Note :-
ANDing logic could be optimized to 2 input AND gate. Use RESETSTATz and the SoC IO as inputs

D-Note :-
ANDing logic additionally performs level translation. Verify the Reset IO level compatibility before optimizing the reset ANDing logic. IO level mismatch could cause supply leakage and affect SOC operation



PHY ADDRESS = 00001
Auto-negotiation Enabled
10/100/1000 advertised, Auto-MDI-X
Tx Clock Skew = 2ns
Rx Clock Skew = 2ns

Designed for TI by Mistral Solutions Pvt Ltd




Title CPSW RGMII 2 ETHERNET PHY


Size	PROC162E1	Rev	E1
Date:	Friday, June 28, 2024	Sheet	23 of 44

SOC MAC INTERFACE


D-Note :-
Add series resistors 22 R on the Ethernet interface TX (TDx) signals near to the SoC




CLOCK BUFFER FOR SOC AND ETHERNET PHYs



LED DRIVER




I2C BUS BUFFER




TA Configuration
 Mount : R730, R729, R727
 Demount : R725, R726, R728

40-PIN TEST AUTOMATION HEADER



TEST AUTOMATION BOARD POWER

VinMin = 4.75V
 VinMax = 24V
 Vout = 3.3V @ 0.5A



TEST AUTOMATION GPIO MAPPING

SIGNAL NAME	DESCRIPTION	Direction WRT CTRL	Internal/External PU/PD states
TEST_POWERDOWN	Used to Power down the EVM	OUTPUT	External Pullup
TEST_PORZn	Used to Reset the SoC PORz	OUTPUT	External Pullup
TEST_WARMRESETn	Used to Reset the SoC Warmreset	OUTPUT	External Pullup
TEST_GPIO1	Used to Generate the interrupt on SoC_GPIO1_23 Pin	OUTPUT	External Pullup
TEST_GPIO2	Connected to IO Expander to Communicate with SOC	OUTPUT	External Pullup
TEST_GPIO3	Used to Enable the BOOTMODE Buffer	OUTPUT	External Pullup
TEST_GPIO4	Used to Reset the Bootmode I2C IO Expander	OUTPUT	External Pullup

Designed for TI by Mistral Solutions Pvt Ltd




Title TEST AUTOMATION

Size	PROC162E1	Rev	E1
C			
Date:	Friday, June 28, 2024	Sheet	25 of 44




BOOTMODE IO EXPANDER

D-Note :-
Add additional decap
Verify and terminate unused IOs



BOOT MODE BUFFERS

D-Note :-
Bootmode buffers are optional
for the custom board





BOOTMODE CONFIGURATION RESISTORS AND BOOTMODE SWITCHES

D-Note :-
VCC3V3_XDS_Ta supply is used for
test automation. Connect
SoC_DVDD3V3 in the custom board
design when buffers are not used

D-Note :-
it is not recommended to leave
any of the bootmode pin open
including reserved pins

D-Note :-
Dip switch is optional and used on the
SK for ease of configuration
A pullup or pulldown resistor can be
used to set the BOOTMODE configuration
Provide provision for Pullup and
Pulldown resistors for the bootmode pins
that have configuration capability



D-Note :-
When DIP switches are used,
reduce the resistor values
used for the divider to 47K
and 470R maintaining the ratio

BOOT MODES SUPPORTED

1. OSPI
2. MMC1 - SD CARD
3. UART
4. eMMC
5. BACKUP BOOT OPTION

Designed for TI by Mistral Solutions Pvt Ltd




Title: BOOT MODE BUFFER & SWITCHES

Size	PROC162E1	Rev	E1
Date:	Friday, June 28, 2024	Sheet	26 of 44

XDS110 DEBUGGER

D-Note :-
Please follow SK-AM62P-LP EVM implementations
for latest updates on XDS110




Silk: JTAG

D-Note :-
Add a filter
cap (0.1uF)

Sets the unique ID of the Debugger


Designed for TI by Mistral Solutions Pvt Ltd		Title XDS110 DEBUGGER	
	Size	PROC162E1	
	Rev	E1	
Date: Friday, June 28, 2024		Sheet	27 of 44

BOOTMODE_I2C_TA BUFFER




D-Note :-
Refer SK-AM62P-LP for the latest implementation


ISOLATION BUFFERS FOR TA SIGNALS




Pull ups(R567, R587, R517, R568, R585, R586 & R566) to VCC3V3_TA are present



JTAG SOC SECTION




D-Note :-
Refer SK-AM62P-LP for the latest implementation




cTI20 JTAG BUFFERS





D-Note :-
Place pulls on the JTAG signals near to the SoC
Refer SoC data sheet pin connectivity section



BUFFER XDS110



CAD NOTE: Buffers U88 and U96 need to be placed closer to the cTI-20pin connector J17 to reduce Stub length of the JTAG signals.



Designed for TI by Mistral Solutions Pvt Ltd



Title JTAG BUFFER

Size PROC162E1


Date: Friday, June 28, 2024

Rev E1

Sheet 29 of 44

JTAG 20 PIN cTI CONNECTOR


D-Note :-
 TRSTn is the reset to the JTAG logic. For normal operation, this is pulled low, and thus the JTAG remains in reset as it is not being used. When a JTAG pod is connected, the pod will eventually drive this signal high to release the JTAG logic from reset and enable a JTAG connection.



Silk: cTI

D-Note :-
 Add an external ESD protection to provide system level ESD protection when external connector is used for debug. Add Test points and ESD protection when JATG connector is not used

JTAG CLOCK BUFFER



Designed for TI by Mistral Solutions Pvt Ltd






Title JTAG 20 PIN cTI CONNECTOR

Size	PROC162E1	Rev	E1
C			
Date:	Friday, June 28, 2024	Sheet	30 of 44





FT4232 UART

D-Note :-
Follow SK-AM62P-LP for
latest FT4232
implementations


Silk: UART



R-Note :-
Verify the implementation
with the device manufacturer



SOC WKUP DOMAIN



D-Note :-
A pullup is recommended for Open-drain output type I2C interfaces irrespective of the IO configuration. Refer pin connectivity table of SOC data sheet

D-Note :-
Open-drain output type buffer I2C interfaces have slew rate requirement when pulled to 3.3 V. An RC is recommended for slew rate control. Refer SK-AM62P-LP schematics

D-Note :-
WKUP LFOSCO has limited use case Provide provision to ground Xi when not used Refer SoC datasheet


D-Note :-
The only LFOSCO register bits that should be changed by the customer are BP_C, PD_C, and CTRLMMR_WKUP_LFXOSC_TRIM[18:16], where PD_C is reset (0) to enable the oscillator and the BP_C bit is only set (1) to place the oscillator in bypass mode when using an LVC MOS clock source. The CTRLMMR_WKUP_LFXOSC_TRIM[18:16] bits are set based on the actual capacitance load applied to the crystal, as defined by the Load Capacitance Equation. The load capacitance range of the crystal will be half of the recommended capacitor value range, since there are connected in series with the crystals resonate circuit.

D-Note :-
Refer SoC data sheet for the recommended circuit configuration during initial prototype and the final version

D-Note :-
WKUP_CLKOUT0 is a buffered output of the high frequency oscillator (HFOSC0) available during power-up as default.

SOC GPMC INTERFACE

D-Note :-
Add a series resistor 0R when used as GPMC_CLK




D-Note :-
Shorting of bootmode inputs (IOs) is not recommended or allowed since the IOs have alternate functions that could be configured after boot. Shorting the bootmode pins directly to VCC or ground directly is not recommended. Connect each of the bootmode pins through separate resistor. Choose the bootmode resistor value based on the use case (10K or similar)

D-Note :-
SOC IO buffers used for GPMC interface signals are disabled during reset. The required pulls for the interfaced signals are provided on the GPMC interface card

D-Note :-
Reduce the series resistor value when buffer is not used to 0R These resistors are used to isolate the alternate function during testing


BOOTMODE PINS

D-Note :-
Ok to use 1K standard resistor



R-Note :-
Resistors are used to isolate the BOOTMODE control logic after the value is latched


PRU HEADER



D-Note :-
Any SoC IO that has a trace connected but not being driven actively needs to be connected to an external pull

D-Note :-
Processor IOs connected to PRU Header are not fail-safe. No external input shall be driven when Starter Kit is not powered-up.

LOAD SWITCH FOR PRU HEADER



3V3 supply of PRU Header is limited to sourcing 500mA max.


Designed for TI by Mistral Solutions Pvt Ltd



Title PRU HEADER

Size	PROC162E1	Rev	E1
Date:	Friday, June 28, 2024	Sheet	32 of 44

USER EXPANSION CONNECTOR




R32(Series damping resistor) should be placed close to SoC


D-Note :-
Add a series resistor 22R on the SPI clock output signal near to the SoC

User Note :-
These supplies are off by default. The supplies are controlled by the below load switches and needs to be enabled


D-Note :-
Processor I/Os connected to USER EXPANSION CONNECTOR are not fail-safe. No external input shall be applied when Starter Kit is not powered-up.



Note: Expansion boards should take care of the null modem connectivity for the UART signals (cross-over of Rx and Tx)



LOAD SWITCHES FOR USER EXPANSION CONNECTOR




R-Note :-
AM62x Starter Kit shall not be powered through the 5V0 or 3V3 pins on the 40-pin User Expansion Connector.

User Expansion Connector I/O are not fail-safe and shall not be driven when AM62x Starter Kit is not powered.


5V supply of User Expansion Connector is limited to sourcing 155mA max.

3V3 supply of User Expansion Connector is limited to sourcing 500mA max.

I2C SWITCH FOR SoC_I2C2



R-Note :-
All the I2C outputs are disabled by default



Designed for TI by Mistral Solutions Pvt Ltd





Title USER EXPANSION CONNECTOR

Size	PROC162E1	Rev	E1
C			
Date:	Friday, June 28, 2024	Sheet	33 of 44

SOC - MCU DOMAIN

D-Note :-
A pullup is recommended for Open-drain output type I2C interfaces irrespective of the IO configuration. Refer pin connectivity table of SOC data sheet



D-Note :-
Open-drain output type buffer I2C interfaces have slew rate requirement when pulled to 3.3 V. An RC is recommended for slew rate control. Refer SK-AM62P-LP schematics

D-Note :-
SOC IO buffers are off during reset. A pull is recommended near to the attached device that is being driven by the SOC IO

D-Note :-
Add a series resistor 22R to the SPI0 clock output near to the SoC


D-Note :-
No HFOSC0 registers are required to be changed. These registers should remain in their default state. Select the appropriate crystal circuit components that are compliant to the values defined in the MCU_OSC0 Crystal Circuit Requirements table. Read the Load Capacitance and Shunt Capacitance sections to select the appropriate crystal circuit components.

D-Note :-
Refer Applications, Implementation, and Layout section of the data sheet for clock routing guidelines as below: Clock Routing Guidelines Oscillator Routing

D-Note :-
MCU_OSC0 has been validated only with a 25 MHz clock source, so that is the only frequency supported. The datasheet shows MCU_OSC0 not starting until after the core voltage because there are some cases where the oscillator may not start until VDD_CORE is valid. In most cases it will start as early as VDDSHV_OSC0, but this may not always be the case. This diagram in the datasheet is showing the maximum start-up time, which must include the case where the delay is based on VDD_CORE being valid.

D-Note :-
Connect the 25 MHz crystal directly to the SOC Xi and Xo pins (No Series or parallel resistors are recommended). The internal oscillator implements AGC (Automatic Gain Control) for amplitude control. Match the SOC and the EPHY crystal specs


SOC-MCU HEADER




D-Note :-
Any SoC IO that has a trace connected but not being driven actively needs a parallel pull

D-Note :-
Processor IOs connected to MCU expansion CONNECTOR are not fail-safe. No external input shall be applied when Starter Kit/EVM is not powered-up.




SOC - MCU_UART0 MUX




OEn	SEL	INPUT/OUTPUT An	
L	L (DEFAULT)	An=nB1	SOC - FT4232
L	H	An=nB2	SOC - MCU HEADER




USB0 TYPE-C DRP




POWER RAIL LEDS




USB1 TYPE-A




D-Note :-
VBUS connection is optional for Host configuration



OLDI DISPLAY INTERFACE



SoC UART1 FET SWITCH & BUFFER



Designed for TI by Mistral Solutions Pvt Ltd





Title OLDI DISPLAY INTERFACE


Size	PROC162E1	Rev	E1
Date:	Friday, June 28, 2024	Sheet	37 of 44

CSI INTERFACE

CSI CAMERA HEADER



USER TEST LEDS




Designed for TI by Mistral Solutions Pvt Ltd




Title CSI INTERFACE & USER TEST LEDS

Size	PROC162E1	Rev	E1
Date:	Friday, June 28, 2024	Sheet	38 of 44

IO EXPANDER




MCASP1 FET SWITCH & BUFFER




OEn	SEL	INPUT/OUTPUT	
		An=nB2	An=nB1
L	H (DEFAULT)	MCASP1 - CODEC	MCASP1 - HDMI
L	L	MCASP1 - CODEC	MCASP1 - HDMI

AUDIO CODEC




AUDIO CODEC RESET

D-Note :-
Add a series resistor to the GPIO input for isolation or testing
Refer SK-AM62P-LP schematics



CODEC I2C ADDRESS SELECTION

MFP0	MFP1	Device Address
0	0	0x18
0	1	0x19
1	0	0x1A
1	1	0x1B



Designed for TI by Mistral Solutions Pvt Ltd



Title AUDIO CODEC




Size PROC162E1

Date: Friday, June 28, 2024



Sheet 40 of 44

Rev E1


HDMI INTERFACE




R-Note :-
TPD12S016PWR has integrated pullup or pulldown resistors on the I2C and HPD lines hence no external pullup or pulldown required.



D-Note :-
Add a series resistor to the GPIO input for isolation or testing
Refer SK-AM62P-LP schematics



SOC - GENERAL




D-Note :-
Ext Refclk1 used as Clkout0
A clock signal should always be connected point to point without any branches. When connecting Clkout0 to more than one (multiple) clock inputs, use a buffer with one input and multiple outputs.

D-Note :-
Add a series resistor 22R on the SPI clock output signal near to the SoC

D-Note :-
Provision for a pulldown. Populate when attached device is connected. Refer SOC data sheet pin connectivity requirements


SOC - RESET



D-Note :-
Open drain output type IO EXTINTn has slew rate limit specified when pulled to 3.3V supply. Add an RC at the input. Refer TMS64EVM.

D-Note :-
Pull-down resistor on PORz_OUT and RESESTATz is provided to hold the attached device in reset condition during SOC reset and power-up

OSCILLATOR




D-Note :-
Refer SoC data sheet for oscillator specs

D-Note :-
Add a bulk cap for oscillator near to the supply pin

D-Note :-
Refer SK-AM62P-LP for the latest oscillator implementation

MCU POWER ON RESET



R-Note :-
MCU_PORz has pulldown configured


D-Note :-
Not connecting a valid MCU_PORz could cause unpredictable and probably random behavior, since the device is not getting a valid reset, internal circuits would be in random states. Slow rising reset signal could cause glitches internal to the SOC reset circuit. Use a discrete buffer and have the fast rising output of the buffer drive the MCU_PORz is recommended

D-Note :-
A delay circuit recommended in the below section of the data sheet may be required when crystal is used as clock source
MCU_PORz Timing Requirements


D-Note :-
It is recommended to connect the output from logic gate or discrete buffer (with fast rise time) as MCU_PORz input rather than Slow rising open drain output (could glitch internally).

EXTERNAL RESET INPUT AND SCHMITT TRIGGER DEBOUNCE LOGIC

MCU WARM RESET




D-Note :-
DNI Q2 and C156
Refer to Errata
i2407- RESET: MCU_RESEZt is
unreliable when MCU_RESEZt is
asserted low





D-Note :-
LVCMOS inputs have slew rate
specifications
Schmitt trigger is used for the slow
ramp pushbutton RC connected to the SoC
warm reset inputs
This is recommended when push button or
RC is used.



DEBOUNCE CIRCUIT



SOC WARM RESET



USER INTERRUPT



Designed for TI by Mistral Solutions Pvt Ltd



Title RESET

Size	PROC162E1	Rev	E1
C			

Date: Friday, June 28, 2024 Sheet 43 of 44

MOUNTING HARDWARE


ASSEMBLY NOTES

1. All MSL components should be baked as per JEDEC standard.
2. PCB should be baked at 120 degree for 8 hours.
3. Board assembly must comply with workmanship standards. IPC-A-610 Class 2, unless otherwise specified.
4. These assemblies are ESD sensitive, ESD precautions shall be observed.
5. These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
6. Provide serial numbers to the assembled boards for identification.
7. The assembled board are wrapped in ESD Covers(individual) and packed securely before shipment.

BARE PCB



LOGOS



LABELS

Board Serial No.




Assembly Revision



STANDOFF,SCREW & WASHER FOR PCIe M.2



FIDUCIALS



R-Note :-
Refer STRAP CONFIGURATION OF ETHERNET
PHYS page from SK-AM64B schematics

Designed for TI by Mistral Solutions Pvt Ltd



Title HARDWARE SCHEMATICS

Size C
PROC162E1

Rev E1

Date: Friday, June 28, 2024

Sheet 44 of 44